2013-04-25 19:02:42 +00:00
|
|
|
From 31f4b3ca1c9bb4bcbbebbe5db5a33ac82f130d9c Mon Sep 17 00:00:00 2001
|
2013-04-03 09:59:10 +00:00
|
|
|
From: John Crispin <blogic@openwrt.org>
|
|
|
|
|
Date: Mon, 25 Mar 2013 11:19:58 +0100
|
2013-04-25 19:02:42 +00:00
|
|
|
Subject: [PATCH 105/137] MIPS: ralink: add RT5350 sdram register defines
|
2013-04-03 09:59:10 +00:00
|
|
|
|
|
|
|
|
Add a few missing defines that are needed to make memory detection work on the
|
|
|
|
|
RT5350.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
2013-04-25 19:02:42 +00:00
|
|
|
Acked-by: Gabor Juhos <juhosg@openwrt.org>
|
|
|
|
|
Patchwork: http://patchwork.linux-mips.org/patch/5169/
|
2013-04-03 09:59:10 +00:00
|
|
|
---
|
|
|
|
|
arch/mips/include/asm/mach-ralink/rt305x.h | 8 ++++++++
|
|
|
|
|
1 file changed, 8 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/mips/include/asm/mach-ralink/rt305x.h
|
|
|
|
|
+++ b/arch/mips/include/asm/mach-ralink/rt305x.h
|
|
|
|
|
@@ -97,6 +97,14 @@ static inline int soc_is_rt5350(void)
|
|
|
|
|
#define RT5350_SYSCFG0_CPUCLK_320 0x2
|
|
|
|
|
#define RT5350_SYSCFG0_CPUCLK_300 0x3
|
|
|
|
|
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_SHIFT 12
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_MASK 7
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_2M 0
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_8M 1
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_16M 2
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_32M 3
|
|
|
|
|
+#define RT5350_SYSCFG0_DRAM_SIZE_64M 4
|
|
|
|
|
+
|
|
|
|
|
/* multi function gpio pins */
|
|
|
|
|
#define RT305X_GPIO_I2C_SD 1
|
|
|
|
|
#define RT305X_GPIO_I2C_SCLK 2
|
