2013-04-25 19:02:42 +00:00
|
|
|
From 16d9eaf22f30ed0b0deddfe8e11426889ccdb556 Mon Sep 17 00:00:00 2001
|
2013-04-07 13:25:38 +00:00
|
|
|
From: Gabor Juhos <juhosg@openwrt.org>
|
2013-04-25 19:02:42 +00:00
|
|
|
Date: Wed, 10 Apr 2013 09:07:27 +0200
|
|
|
|
|
Subject: [PATCH 101/137] MIPS: ralink: add PCI IRQ handling
|
2013-04-07 13:25:38 +00:00
|
|
|
|
2013-04-25 19:02:42 +00:00
|
|
|
The Ralink IRQ code was not handling the PCI IRQ yet. Add this functionaility
|
|
|
|
|
to make PCI work on rt3883.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
2013-04-07 13:25:38 +00:00
|
|
|
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
|
2013-04-25 19:02:42 +00:00
|
|
|
Patchwork: http://patchwork.linux-mips.org/patch/5165/
|
2013-04-07 13:25:38 +00:00
|
|
|
---
|
|
|
|
|
arch/mips/ralink/irq.c | 4 ++++
|
|
|
|
|
1 file changed, 4 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/mips/ralink/irq.c
|
|
|
|
|
+++ b/arch/mips/ralink/irq.c
|
|
|
|
|
@@ -31,6 +31,7 @@
|
|
|
|
|
#define INTC_INT_GLOBAL BIT(31)
|
|
|
|
|
|
|
|
|
|
#define RALINK_CPU_IRQ_INTC (MIPS_CPU_IRQ_BASE + 2)
|
|
|
|
|
+#define RALINK_CPU_IRQ_PCI (MIPS_CPU_IRQ_BASE + 4)
|
|
|
|
|
#define RALINK_CPU_IRQ_FE (MIPS_CPU_IRQ_BASE + 5)
|
|
|
|
|
#define RALINK_CPU_IRQ_WIFI (MIPS_CPU_IRQ_BASE + 6)
|
|
|
|
|
#define RALINK_CPU_IRQ_COUNTER (MIPS_CPU_IRQ_BASE + 7)
|
|
|
|
|
@@ -104,6 +105,9 @@ asmlinkage void plat_irq_dispatch(void)
|
|
|
|
|
else if (pending & STATUSF_IP6)
|
|
|
|
|
do_IRQ(RALINK_CPU_IRQ_WIFI);
|
|
|
|
|
|
|
|
|
|
+ else if (pending & STATUSF_IP4)
|
|
|
|
|
+ do_IRQ(RALINK_CPU_IRQ_PCI);
|
|
|
|
|
+
|
|
|
|
|
else if (pending & STATUSF_IP2)
|
|
|
|
|
do_IRQ(RALINK_CPU_IRQ_INTC);
|
|
|
|
|
|
