bb255f7429
Signed-off-by: John Crispin <john@phrozen.org>
52 lines
1.4 KiB
Diff
52 lines
1.4 KiB
Diff
From eb694e964310ba402d6ff99f08e0ef78345e7397 Mon Sep 17 00:00:00 2001
|
|
From: Thomas Pedersen <twp@codeaurora.org>
|
|
Date: Mon, 16 May 2016 17:58:52 -0700
|
|
Subject: [PATCH 03/37] arm: qcom: dts: ipq8064: Add ADM device node
|
|
|
|
Original patch by Andy Gross.
|
|
|
|
Signed-off-by: Andy Gross <agross@codeaurora.org>
|
|
Signed-off-by: Thomas Pedersen <twp@codeaurora.org>
|
|
---
|
|
arch/arm/boot/dts/qcom-ipq8064.dtsi | 21 +++++++++++++++++++++
|
|
1 file changed, 21 insertions(+)
|
|
|
|
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
|
|
@@ -1,9 +1,11 @@
|
|
/dts-v1/;
|
|
|
|
#include "skeleton.dtsi"
|
|
+#include <dt-bindings/reset/qcom,gcc-ipq806x.h>
|
|
#include <dt-bindings/clock/qcom,gcc-ipq806x.h>
|
|
#include <dt-bindings/clock/qcom,lcc-ipq806x.h>
|
|
#include <dt-bindings/soc/qcom,gsbi.h>
|
|
+#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
/ {
|
|
model = "Qualcomm IPQ8064";
|
|
@@ -342,5 +344,24 @@
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
+ adm_dma: dma@18300000 {
|
|
+ compatible = "qcom,adm";
|
|
+ reg = <0x18300000 0x100000>;
|
|
+ interrupts = <GIC_SPI 170 IRQ_TYPE_NONE>;
|
|
+ #dma-cells = <1>;
|
|
+
|
|
+ clocks = <&gcc ADM0_CLK>, <&gcc ADM0_PBUS_CLK>;
|
|
+ clock-names = "core", "iface";
|
|
+
|
|
+ resets = <&gcc ADM0_RESET>,
|
|
+ <&gcc ADM0_PBUS_RESET>,
|
|
+ <&gcc ADM0_C0_RESET>,
|
|
+ <&gcc ADM0_C1_RESET>,
|
|
+ <&gcc ADM0_C2_RESET>;
|
|
+ reset-names = "clk", "pbus", "c0", "c1", "c2";
|
|
+ qcom,ee = <0>;
|
|
+
|
|
+ status = "disabled";
|
|
+ };
|
|
};
|
|
};
|