f08f0cafc2
Update the HSSPI driver with the upstream submitted one that has a workaround for the auto cs down issue. Signed-off-by: Jonas Gorski <jogo@openwrt.org> SVN-Revision: 39264
50 lines
1.1 KiB
Diff
50 lines
1.1 KiB
Diff
From f0df10fb498c21bbb201bc81dd209ea646b5a311 Mon Sep 17 00:00:00 2001
|
|
From: Jonas Gorski <jogo@openwrt.org>
|
|
Date: Sat, 12 Nov 2011 12:19:09 +0100
|
|
Subject: [PATCH 1/5] MIPS: BCM63XX: expose the HSSPI clock
|
|
|
|
Signed-off-by: Jonas Gorski <jogo@openwrt.org>
|
|
---
|
|
arch/mips/bcm63xx/clk.c | 24 ++++++++++++++++++++++++
|
|
1 file changed, 24 insertions(+)
|
|
|
|
--- a/arch/mips/bcm63xx/clk.c
|
|
+++ b/arch/mips/bcm63xx/clk.c
|
|
@@ -226,6 +226,28 @@ static struct clk clk_spi = {
|
|
};
|
|
|
|
/*
|
|
+ * HSSPI clock
|
|
+ */
|
|
+static void hsspi_set(struct clk *clk, int enable)
|
|
+{
|
|
+ u32 mask;
|
|
+
|
|
+ if (BCMCPU_IS_6328())
|
|
+ mask = CKCTL_6328_HSSPI_EN;
|
|
+ else if (BCMCPU_IS_6362())
|
|
+ mask = CKCTL_6362_HSSPI_EN;
|
|
+ else
|
|
+ return;
|
|
+
|
|
+ bcm_hwclock_set(mask, enable);
|
|
+}
|
|
+
|
|
+static struct clk clk_hsspi = {
|
|
+ .set = hsspi_set,
|
|
+};
|
|
+
|
|
+
|
|
+/*
|
|
* XTM clock
|
|
*/
|
|
static void xtm_set(struct clk *clk, int enable)
|
|
@@ -334,6 +356,8 @@ struct clk *clk_get(struct device *dev,
|
|
return &clk_usbd;
|
|
if (!strcmp(id, "spi"))
|
|
return &clk_spi;
|
|
+ if (!strcmp(id, "hsspi"))
|
|
+ return &clk_hsspi;
|
|
if (!strcmp(id, "xtm"))
|
|
return &clk_xtm;
|
|
if (!strcmp(id, "periph"))
|