7bbf4117c6
This add support for kernel 4.9 to the ar71xx target. It was compile tested with the generic, NAND and mikrotik subtarget. Multiple members of the community tested it on their boards and did not report any major problem so far. Especially the NAND part received some changes to adapt to the new kernel APIs. The serial driver hack used for the Arduino Yun was not ported because the kernel changed there a lot. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
23 lines
757 B
Diff
23 lines
757 B
Diff
From: Felix Fietkau <nbd@nbd.name>
|
|
Date: Wed, 18 May 2016 18:03:31 +0200
|
|
Subject: [PATCH] MIPS: ath79: fix register address in ath79_ddr_wb_flush()
|
|
|
|
ath79_ddr_wb_flush_base has the type void __iomem *, so register offsets
|
|
need to be a multiple of 4.
|
|
|
|
Cc: Alban Bedel <albeu@free.fr>
|
|
Fixes: 24b0e3e84fbf ("MIPS: ath79: Improve the DDR controller interface")
|
|
Signed-off-by: Felix Fietkau <nbd@nbd.name>
|
|
---
|
|
|
|
--- a/arch/mips/ath79/common.c
|
|
+++ b/arch/mips/ath79/common.c
|
|
@@ -58,7 +58,7 @@ EXPORT_SYMBOL_GPL(ath79_ddr_ctrl_init);
|
|
|
|
void ath79_ddr_wb_flush(u32 reg)
|
|
{
|
|
- void __iomem *flush_reg = ath79_ddr_wb_flush_base + reg;
|
|
+ void __iomem *flush_reg = ath79_ddr_wb_flush_base + reg * 4;
|
|
|
|
/* Flush the DDR write buffer. */
|
|
__raw_writel(0x1, flush_reg);
|