f9b8328d79
Add the ranges property to the PCI bridges where missing. Add the unit address to PCI bridge where missing. Rework the complete rt3883 pci node. Drop the PCI unit nodes from the dtsi. They are not used by any dts file and should be rather in the dts than in the SoC dtsi. Express the PCI-PCI bridge in a clean devicetree syntax. The ralink,pci-slot isn't used by any driver, drop it. Move the pci interrupt controller out of the pci node. It doesn't share the same reg and therefore should be an independent/SoC child node. Move the pci related rt3883 pinctrl setting to the dtsi instead of defining the very same for each rt3883 board. If the device_type property is used for PCI units, the unit is treated as pci bridge which it isn't. Drop it for PCI units. Reference pci-bridges or the pci node defined in the dtsi instead of recreating the whole node hierarchy. It allows to change the referenced node in the dtsi without the need to touch all dts. Fix the PCI(e) wireless unit addresses. All our PCI(e) wireless chips are the first device on the bus. The unit address has to be the bus address instead of the PCI vendor/device id. Signed-off-by: Mathias Kresin <dev@kresin.me>
145 lines
2.2 KiB
Text
145 lines
2.2 KiB
Text
/dts-v1/;
|
|
|
|
#include "rt3883.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "asus,rt-n56u", "ralink,rt3883-soc";
|
|
model = "Asus RT-N56U";
|
|
|
|
aliases {
|
|
led-status = &led_power;
|
|
};
|
|
|
|
nor-flash@1c000000 {
|
|
compatible = "cfi-flash";
|
|
reg = <0x1c000000 0x800000>;
|
|
bank-width = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
reg = <0x0 0x0030000>;
|
|
label = "u-boot";
|
|
read-only;
|
|
};
|
|
|
|
partition@30000 {
|
|
reg = <0x00030000 0x00010000>;
|
|
label = "u-boot-env";
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@40000 {
|
|
reg = <0x00040000 0x00010000>;
|
|
label = "factory";
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
reg = <0x00050000 0x007b0000>;
|
|
label = "firmware";
|
|
};
|
|
};
|
|
|
|
rtl8367 {
|
|
compatible = "realtek,rtl8367";
|
|
gpio-sda = <&gpio0 1 GPIO_ACTIVE_HIGH>;
|
|
gpio-sck = <&gpio0 2 GPIO_ACTIVE_HIGH>;
|
|
realtek,extif1 = <1 0 1 1 1 1 1 1 2>;
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <100>;
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
};
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_power: power {
|
|
label = "rt-n56u:blue:power";
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
lan {
|
|
label = "rt-n56u:blue:lan";
|
|
gpios = <&gpio0 19 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
wan {
|
|
label = "rt-n56u:blue:wan";
|
|
gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
usb {
|
|
label = "rt-n56u:blue:usb";
|
|
gpios = <&gpio1 0 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
state_default: pinctrl0 {
|
|
gpio {
|
|
ralink,group = "spi", "i2c", "jtag", "uartf";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
mtd-mac-address = <&factory 0x4>;
|
|
|
|
port@0 {
|
|
mediatek,fixed-link = <1000 1 1 1>;
|
|
};
|
|
};
|
|
|
|
&pci {
|
|
status = "okay";
|
|
};
|
|
|
|
&pci1 {
|
|
status = "okay";
|
|
|
|
wifi@0,0 {
|
|
compatible = "pci1814,3091";
|
|
reg = <0x10000 0 0 0 0>;
|
|
ralink,mtd-eeprom = <&factory 0x8000>;
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
ralink,2ghz = <0>;
|
|
ralink,mtd-eeprom = <&factory 0>;
|
|
};
|
|
|
|
&ehci {
|
|
status = "okay";
|
|
};
|
|
|
|
&ohci {
|
|
status = "okay";
|
|
};
|