5d2f529c9b
Signed-off-by: John Crispin <blogic@openwrt.org> SVN-Revision: 49064
36 lines
1.7 KiB
Diff
36 lines
1.7 KiB
Diff
From 1a254735cad9db5c8605c972b0f16b3929dc0d6e Mon Sep 17 00:00:00 2001
|
|
From: Biao Huang <biao.huang@mediatek.com>
|
|
Date: Mon, 28 Dec 2015 15:09:03 +0800
|
|
Subject: [PATCH 13/53] dt-bindings: mediatek: Modify pinctrl bindings for
|
|
mt2701
|
|
|
|
Signed-off-by: Biao Huang <biao.huang@mediatek.com>
|
|
Acked-by: Rob Herring <robh@kernel.org>
|
|
Reviewed-by: Mathias Brugger <matthias.bgg@gmail.com>
|
|
---
|
|
Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt | 9 +++++----
|
|
1 file changed, 5 insertions(+), 4 deletions(-)
|
|
|
|
diff --git a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt
|
|
index 0480bc3..9ffb0b2 100644
|
|
--- a/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt
|
|
+++ b/Documentation/devicetree/bindings/pinctrl/pinctrl-mt65xx.txt
|
|
@@ -4,10 +4,11 @@ The Mediatek's Pin controller is used to control SoC pins.
|
|
|
|
Required properties:
|
|
- compatible: value should be one of the following.
|
|
- (a) "mediatek,mt8135-pinctrl", compatible with mt8135 pinctrl.
|
|
- (b) "mediatek,mt8173-pinctrl", compatible with mt8173 pinctrl.
|
|
- (c) "mediatek,mt6397-pinctrl", compatible with mt6397 pinctrl.
|
|
- (d) "mediatek,mt8127-pinctrl", compatible with mt8127 pinctrl.
|
|
+ "mediatek,mt2701-pinctrl", compatible with mt2701 pinctrl.
|
|
+ "mediatek,mt6397-pinctrl", compatible with mt6397 pinctrl.
|
|
+ "mediatek,mt8127-pinctrl", compatible with mt8127 pinctrl.
|
|
+ "mediatek,mt8135-pinctrl", compatible with mt8135 pinctrl.
|
|
+ "mediatek,mt8173-pinctrl", compatible with mt8173 pinctrl.
|
|
- pins-are-numbered: Specify the subnodes are using numbered pinmux to
|
|
specify pins.
|
|
- gpio-controller : Marks the device node as a gpio controller.
|
|
--
|
|
1.7.10.4
|
|
|