Rosen Penev 4e03a742e0 ag71xx: Reorder ag71xx struct members for better cache performance ... Qualcomm claims this improves the D-cache footprint. Origina commit message below: From: Ben Menchaca <ben.menchaca@qca.qualcomm.com> Date: Fri, 7 Jun 2013 10:57:28 -0500 Subject: [ag71xx] cluster/align structs for cache perf Cluster the frequently used, per-packet structures in ag71xx near to each other, and cacheline-align them. Some other re-ordering occurred to move "warmer" structures near the per-packet structures. Signed-off-by: Ben Menchaca <ben.menchaca@qca.qualcomm.com> Signed-off-by: Rosen Penev <rosenp@gmail.com>		2018-02-05 10:16:25 +01:00
..
dsa	ar71xx: Add kernel 4.9 support	2017-10-11 22:32:39 +02:00
ethernet/atheros/ag71xx	ag71xx: Reorder ag71xx struct members for better cache performance	2018-02-05 10:16:25 +01:00