John Crispin 4d6c4994fc ar71xx: Use PHY fixups for Open Mesh MR1750 ... The delays of PHY/MAC on the MR1750 are done by u-boot and OpenWrt in different ways. u-boot only modifies the ETH_CFG of the QCA955x based on the link speed. But OpenWrt can only modify the PHY delays based on the link speed. This can lead to communication problems when u-boot initializes the ETH_CFG for a specific link speed (e.g. 10BASE-T) but then OpenWrt the sets the PHY delays to an incompatible value. Instead reset the ETH_CFG delay bits of the QCA955x to a specific value and only rely on the AT803x PHY settings. Signed-off-by: Sven Eckelmann <sven.eckelmann@open-mesh.com> SVN-Revision: 49031		2016-03-16 09:27:14 +00:00
..
arch/mips	ar71xx: Use PHY fixups for Open Mesh MR1750	2016-03-16 09:27:14 +00:00
drivers	ar71xx: reset ethernet tx ring on fast reset to prevent packet loss / irq issues	2016-02-22 15:11:23 +00:00
include/linux	ar71xx: add LED driver NU801	2015-12-11 15:04:57 +00:00
net/dsa	ar71xx: the ar7240 dsa driver is no longer used, remove it.	2010-10-21 18:42:28 +00:00