10d8e4b66c
Those are defined in the SoC specific .dtsi files. Signed-off-by: Gabor Juhos <juhosg@openwrt.org> SVN-Revision: 36237
80 lines
1.3 KiB
Text
80 lines
1.3 KiB
Text
/dts-v1/;
|
|
|
|
/include/ "rt3050.dtsi"
|
|
|
|
/ {
|
|
compatible = "XDXRN502J", "ralink,rt3052-soc";
|
|
model = "XDX RN502J";
|
|
|
|
memorydetect {
|
|
ralink,memory = <0x0 0x200000 0x4000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,57600 mtdparts=1f000000.cfi:192k(u-boot)ro,64k(u-boot-env)ro,64k(factory)ro,3776k@0x50000(firmware)";
|
|
};
|
|
|
|
palmbus@10000000 {
|
|
sysc@0 {
|
|
ralink,pinmux = "i2c", "spi", "uartlite", "jtag", "sdram", "rgmii";
|
|
ralink,gpiomux = "mdio";
|
|
ralink,uartmux = "gpio";
|
|
ralink,wdtmux = <1>;
|
|
};
|
|
|
|
gpio0: gpio@600 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
cfi@1f000000 {
|
|
compatible = "cfi-flash";
|
|
reg = <0x1f000000 0x800000>;
|
|
|
|
bank-width = <2>;
|
|
device-width = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
|
|
ethernet@10100000 {
|
|
status = "okay";
|
|
};
|
|
|
|
esw@10110000 {
|
|
status = "okay";
|
|
ralink,portmap = <0x3e>;
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
wifi {
|
|
label = "xdxrn502j:green:wifi";
|
|
gpios = <&gpio0 7 1>;
|
|
};
|
|
power {
|
|
label = "xdxrn502j:green:power";
|
|
gpios = <&gpio0 9 1>;
|
|
};
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <20>;
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 12 1>;
|
|
linux,code = <0x198>;
|
|
};
|
|
};
|
|
|
|
wmac@10180000 {
|
|
status = "okay";
|
|
};
|
|
|
|
otg@101c0000 {
|
|
status = "okay";
|
|
};
|
|
};
|