c9c4b2116c
Also fix several typos in led node name. Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
140 lines
2.1 KiB
Text
140 lines
2.1 KiB
Text
/dts-v1/;
|
|
|
|
#include "mt7620a.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "phicomm,k2g", "ralink,mt7620a-soc";
|
|
model = "Phicomm K2G";
|
|
|
|
aliases {
|
|
led-status = &led_blue;
|
|
serial0 = &uartlite;
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_blue: blue {
|
|
label = "k2g:blue:status";
|
|
gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
yellow {
|
|
label = "k2g:yellow:status";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
red {
|
|
label = "k2g:red:status";
|
|
gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <20>;
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
m25p80@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <24000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
u-boot@0 {
|
|
reg = <0x0 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
u-boot-env@30000 {
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
factory: factory@40000 {
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
permanent_config@50000 {
|
|
reg = <0x50000 0x50000>;
|
|
read-only;
|
|
};
|
|
|
|
firmware@a0000 {
|
|
reg = <0xa0000 0x760000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&pinctrl {
|
|
state_default: pinctrl0 {
|
|
gpio {
|
|
ralink,group = "i2c", "uartf";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&rgmii2_pins &mdio_pins>;
|
|
mtd-mac-address = <&factory 0x28>;
|
|
mediatek,portmap = "llllw";
|
|
|
|
port@5 {
|
|
status = "okay";
|
|
phy-handle = <&phy5>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
mdio-bus {
|
|
status = "okay";
|
|
|
|
phy5: ethernet-phy@5 {
|
|
reg = <5>;
|
|
phy-mode = "rgmii";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
|
|
pcie-bridge {
|
|
mt76@0,0 {
|
|
reg = <0x0000 0 0 0 0>;
|
|
device_type = "pci";
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&wmac {
|
|
ralink,mtd-eeprom = <&factory 0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pa_pins>;
|
|
};
|