3a2e735b96
This fixes GIC interrupts (required before switching to 4.9), adds few new entires & introduces DTS for Archer C5. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
40 lines
1.3 KiB
Diff
40 lines
1.3 KiB
Diff
From f22c635e585471d01a38b829c0753c1467b5058e Mon Sep 17 00:00:00 2001
|
|
From: Jon Mason <jonmason@broadcom.com>
|
|
Date: Mon, 6 Mar 2017 11:24:44 -0500
|
|
Subject: [PATCH] ARM: dts: BCM5301X: Add TWD WD Support to DT
|
|
|
|
Add support for the ARM TWD Watchdog to the bcm5301x device tree. The
|
|
ARM TWD timer allocated the register space for the WDT, so this patch
|
|
necessitated shrinking that. Also, the GIC masks were added for these.
|
|
|
|
Signed-off-by: Jon Mason <jonmason@broadcom.com>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
arch/arm/boot/dts/bcm5301x.dtsi | 15 ++++++++++++---
|
|
1 file changed, 12 insertions(+), 3 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/bcm5301x.dtsi
|
|
+++ b/arch/arm/boot/dts/bcm5301x.dtsi
|
|
@@ -70,10 +70,19 @@
|
|
clocks = <&periph_clk>;
|
|
};
|
|
|
|
- local-timer@20600 {
|
|
+ timer@20600 {
|
|
compatible = "arm,cortex-a9-twd-timer";
|
|
- reg = <0x20600 0x100>;
|
|
- interrupts = <GIC_PPI 13 IRQ_TYPE_EDGE_RISING>;
|
|
+ reg = <0x20600 0x20>;
|
|
+ interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(2) |
|
|
+ IRQ_TYPE_EDGE_RISING)>;
|
|
+ clocks = <&periph_clk>;
|
|
+ };
|
|
+
|
|
+ watchdog@20620 {
|
|
+ compatible = "arm,cortex-a9-twd-wdt";
|
|
+ reg = <0x20620 0x20>;
|
|
+ interrupts = <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(2) |
|
|
+ IRQ_TYPE_EDGE_RISING)>;
|
|
clocks = <&periph_clk>;
|
|
};
|
|
|