07532dca7f
Also refresh the related generic/platform patches. Signed-off-by: Gabor Juhos <juhosg@openwrt.org> SVN-Revision: 36039
25 lines
1 KiB
Diff
25 lines
1 KiB
Diff
From b416a5be614733792cf5fbfce31b6733c37ffa3f Mon Sep 17 00:00:00 2001
|
|
From: John Crispin <blogic@openwrt.org>
|
|
Date: Wed, 30 Jan 2013 20:07:51 +0100
|
|
Subject: [PATCH 11/40] PINCTRL: lantiq: one of the boot leds was defined
|
|
incorrectly
|
|
|
|
On the Falcon SoC the bootleds are located on pins 9->14.
|
|
|
|
Signed-off-by: Thomas Langer <thomas.langer@lantiq.com>
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
---
|
|
drivers/pinctrl/pinctrl-falcon.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/pinctrl/pinctrl-falcon.c
|
|
+++ b/drivers/pinctrl/pinctrl-falcon.c
|
|
@@ -170,7 +170,7 @@ static const unsigned pins_ntr[] = {GPIO
|
|
static const unsigned pins_ntr8k[] = {GPIO5};
|
|
static const unsigned pins_hrst[] = {GPIO6};
|
|
static const unsigned pins_mdio[] = {GPIO7, GPIO8};
|
|
-static const unsigned pins_bled[] = {GPIO7, GPIO10, GPIO11,
|
|
+static const unsigned pins_bled[] = {GPIO9, GPIO10, GPIO11,
|
|
GPIO12, GPIO13, GPIO14};
|
|
static const unsigned pins_asc0[] = {GPIO32, GPIO33};
|
|
static const unsigned pins_spi[] = {GPIO34, GPIO35, GPIO36};
|