move clock frequencies into clock driver
Signed-off-by: Florian Fainelli <florian@openwrt.org> SVN-Revision: 34556
This commit is contained in:
parent
60663b12b2
commit
b1f1381c27
2 changed files with 2 additions and 7 deletions
|
@ -19,7 +19,7 @@ struct clk {
|
|||
};
|
||||
|
||||
static struct clk uart_clk = {
|
||||
.rate = ADM8668_UARTCLK_FREQ,
|
||||
.rate = 62500000,
|
||||
};
|
||||
|
||||
static struct clk sys_clk;
|
||||
|
@ -70,7 +70,7 @@ void __init adm8668_init_clocks(void)
|
|||
* CR3 bit 14~11, 0000 -> 175MHz, 0001 -> 180MHz, etc...
|
||||
*/
|
||||
adj = (ADM8668_CONFIG_REG(ADM8668_CR3) >> 11) & 0xf;
|
||||
sys_clk.rate = SYS_CLOCK + adj * 5000000;
|
||||
sys_clk.rate = 175000000 + (adj * 5000000);
|
||||
|
||||
pr_info("ADM8668 CPU clock: %lu MHz\n", sys_clk.rate / 1000000);
|
||||
}
|
||||
|
|
|
@ -9,8 +9,6 @@
|
|||
#ifndef __ADM8668_H__
|
||||
#define __ADM8668_H__
|
||||
|
||||
#define SYS_CLOCK 175000000
|
||||
|
||||
/*======================= Physical Memory Map ============================*/
|
||||
#define ADM8668_SDRAM_BASE 0
|
||||
#define ADM8668_SMEM1_BASE 0x10000000
|
||||
|
@ -29,9 +27,6 @@
|
|||
#define ADM8668_PCICFG_BASE 0x12200000
|
||||
#define ADM8668_PCIDAT_BASE 0x12400000
|
||||
|
||||
/** onboard uart **/
|
||||
#define ADM8668_UARTCLK_FREQ 62500000
|
||||
|
||||
/* interrupt levels */
|
||||
#define INT_LVL_SWI 1
|
||||
#define INT_LVL_COMMS_RX 2
|
||||
|
|
Loading…
Reference in a new issue