ipq806x: reduce PCIe buffer size setting to fix potential data corruption issues
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 47545
This commit is contained in:
parent
49d4a980d7
commit
9c114740ef
2 changed files with 4 additions and 4 deletions
|
@ -229,8 +229,8 @@
|
|||
+ writel(upper_32_bits(pp->mem_bus_addr),
|
||||
+ pcie->dbi + PCIE20_PLR_IATU_UTAR);
|
||||
+
|
||||
+ /* 1K PCIE buffer setting */
|
||||
+ writel(0x3, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
|
||||
+ /* 256B PCIE buffer setting */
|
||||
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
|
||||
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1);
|
||||
+}
|
||||
+
|
||||
|
|
|
@ -229,8 +229,8 @@
|
|||
+ writel(upper_32_bits(pp->mem_bus_addr),
|
||||
+ pcie->dbi + PCIE20_PLR_IATU_UTAR);
|
||||
+
|
||||
+ /* 1K PCIE buffer setting */
|
||||
+ writel(0x3, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
|
||||
+ /* 256B PCIE buffer setting */
|
||||
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL0);
|
||||
+ writel(0x1, pcie->dbi + PCIE20_AXI_MSTR_RESP_COMP_CTRL1);
|
||||
+}
|
||||
+
|
||||
|
|
Loading…
Reference in a new issue