KumiSystems/openwrtv4
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

ramips: add get_direction() callback and irq support to gpio-mt7621

Browse source 
Signed-off-by: John Crispin <blogic@openwrt.org>

SVN-Revision: 46955
This commit is contained in:
John Crispin 2015-09-16 08:30:17 +00:00
parent 23d79b60ce
commit 38c28154bd
1 changed files with 188 additions and 12 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

200
target/linux/ramips/patches-3.18/0048-GPIO-ralink-add-mt7621-gpio-controller.patch
View file

@ -14,7 +14,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
--- a/arch/mips/Kconfig --- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig +++ b/arch/mips/Kconfig
@@ -455,6 +455,9 @@ config RALINK @@ -455,6 +455,9 @@
select RESET_CONTROLLER select RESET_CONTROLLER
select PINCTRL select PINCTRL
select PINCTRL_RT2880 select PINCTRL_RT2880
@ -26,7 +26,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
bool "SGI IP22 (Indy/Indigo2)" bool "SGI IP22 (Indy/Indigo2)"
--- a/drivers/gpio/Kconfig --- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig +++ b/drivers/gpio/Kconfig
@@ -898,6 +898,12 @@ config GPIO_BCM_KONA @@ -898,6 +898,12 @@
help help
Turn on GPIO support for Broadcom "Kona" chips. Turn on GPIO support for Broadcom "Kona" chips.
@ -41,7 +41,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
config GPIO_VIPERBOARD config GPIO_VIPERBOARD
--- a/drivers/gpio/Makefile --- a/drivers/gpio/Makefile
+++ b/drivers/gpio/Makefile +++ b/drivers/gpio/Makefile
@@ -107,3 +107,5 @@ obj-$(CONFIG_GPIO_XILINX) += gpio-xilinx @@ -107,3 +107,5 @@
obj-$(CONFIG_GPIO_XTENSA) += gpio-xtensa.o obj-$(CONFIG_GPIO_XTENSA) += gpio-xtensa.o
obj-$(CONFIG_GPIO_ZEVIO) += gpio-zevio.o obj-$(CONFIG_GPIO_ZEVIO) += gpio-zevio.o
obj-$(CONFIG_GPIO_ZYNQ) += gpio-zynq.o obj-$(CONFIG_GPIO_ZYNQ) += gpio-zynq.o
@ -49,7 +49,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+ +
--- /dev/null --- /dev/null
+++ b/drivers/gpio/gpio-mt7621.c +++ b/drivers/gpio/gpio-mt7621.c
@@ -0,0 +1,178 @@ @@ -0,0 +1,354 @@
+/* +/*
+ * This program is free software; you can redistribute it and/or modify it + * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published + * under the terms of the GNU General Public License version 2 as published
@ -69,6 +69,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+#include <linux/interrupt.h> +#include <linux/interrupt.h>
+#include <linux/platform_device.h> +#include <linux/platform_device.h>
+ +
+#define MTK_MAX_BANK 3
+#define MTK_BANK_WIDTH 32 +#define MTK_BANK_WIDTH 32
+ +
+enum mediatek_gpio_reg { +enum mediatek_gpio_reg {
@ -77,15 +78,26 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+ GPIO_REG_DATA, + GPIO_REG_DATA,
+ GPIO_REG_DSET, + GPIO_REG_DSET,
+ GPIO_REG_DCLR, + GPIO_REG_DCLR,
+ GPIO_REG_REDGE,
+ GPIO_REG_FEDGE,
+ GPIO_REG_HLVL,
+ GPIO_REG_LLVL,
+ GPIO_REG_STAT,
+ GPIO_REG_EDGE,
+}; +};
+ +
+static void __iomem *mtk_gc_membase; +static void __iomem *mediatek_gpio_membase;
+static int mediatek_gpio_irq;
+static struct irq_domain *mediatek_gpio_irq_domain;
+static atomic_t irq_refcount = ATOMIC_INIT(0);
+ +
+struct mtk_gc { +struct mtk_gc {
+ struct gpio_chip chip; + struct gpio_chip chip;
+ spinlock_t lock; + spinlock_t lock;
+ int bank; + int bank;
+}; + u32 rising;
+ u32 falling;
+} *gc_map[MTK_MAX_BANK];
+ +
+static inline struct mtk_gc +static inline struct mtk_gc
+*to_mediatek_gpio(struct gpio_chip *chip) +*to_mediatek_gpio(struct gpio_chip *chip)
@ -100,13 +112,13 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+static inline void +static inline void
+mtk_gpio_w32(struct mtk_gc *rg, u8 reg, u32 val) +mtk_gpio_w32(struct mtk_gc *rg, u8 reg, u32 val)
+{ +{
+ iowrite32(val, mtk_gc_membase + (reg * 0x10) + (rg->bank * 0x4)); + iowrite32(val, mediatek_gpio_membase + (reg * 0x10) + (rg->bank * 0x4));
+} +}
+ +
+static inline u32 +static inline u32
+mtk_gpio_r32(struct mtk_gc *rg, u8 reg) +mtk_gpio_r32(struct mtk_gc *rg, u8 reg)
+{ +{
+ return ioread32(mtk_gc_membase + (reg * 0x10) + (rg->bank * 0x4)); + return ioread32(mediatek_gpio_membase + (reg * 0x10) + (rg->bank * 0x4));
+} +}
+ +
+static void +static void
@ -160,14 +172,44 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+} +}
+ +
+static int +static int
+mediatek_gpio_get_direction(struct gpio_chip *chip, unsigned offset)
+{
+ struct mtk_gc *rg = to_mediatek_gpio(chip);
+ unsigned long flags;
+ u32 t;
+
+ spin_lock_irqsave(&rg->lock, flags);
+ t = mtk_gpio_r32(rg, GPIO_REG_CTRL);
+ spin_unlock_irqrestore(&rg->lock, flags);
+
+ if (t & BIT(offset))
+ return 0;
+
+ return 1;
+}
+
+static int
+mediatek_gpio_to_irq(struct gpio_chip *chip, unsigned pin)
+{
+ struct mtk_gc *rg = to_mediatek_gpio(chip);
+
+ return irq_create_mapping(mediatek_gpio_irq_domain, pin + (rg->bank * MTK_BANK_WIDTH));
+}
+
+static int
+mediatek_gpio_bank_probe(struct platform_device *pdev, struct device_node *bank) +mediatek_gpio_bank_probe(struct platform_device *pdev, struct device_node *bank)
+{ +{
+ const __be32 *id = of_get_property(bank, "reg", NULL); + const __be32 *id = of_get_property(bank, "reg", NULL);
+ struct mtk_gc *rg = devm_kzalloc(&pdev->dev, + struct mtk_gc *rg = devm_kzalloc(&pdev->dev,
+ sizeof(struct mtk_gc), GFP_KERNEL); + sizeof(struct mtk_gc), GFP_KERNEL);
+ if (!rg || !id) +
+ if (!rg || !id || be32_to_cpu(*id) > MTK_MAX_BANK)
+ return -ENOMEM; + return -ENOMEM;
+ +
+ gc_map[be32_to_cpu(*id)] = rg;
+
+ memset(rg, 0, sizeof(struct mtk_gc));
+
+ spin_lock_init(&rg->lock); + spin_lock_init(&rg->lock);
+ +
+ rg->chip.dev = &pdev->dev; + rg->chip.dev = &pdev->dev;
@ -177,8 +219,11 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+ rg->chip.ngpio = MTK_BANK_WIDTH; + rg->chip.ngpio = MTK_BANK_WIDTH;
+ rg->chip.direction_input = mediatek_gpio_direction_input; + rg->chip.direction_input = mediatek_gpio_direction_input;
+ rg->chip.direction_output = mediatek_gpio_direction_output; + rg->chip.direction_output = mediatek_gpio_direction_output;
+ rg->chip.get_direction = mediatek_gpio_get_direction;
+ rg->chip.get = mediatek_gpio_get; + rg->chip.get = mediatek_gpio_get;
+ rg->chip.set = mediatek_gpio_set; + rg->chip.set = mediatek_gpio_set;
+ if (mediatek_gpio_irq_domain)
+ rg->chip.to_irq = mediatek_gpio_to_irq;
+ rg->bank = be32_to_cpu(*id); + rg->bank = be32_to_cpu(*id);
+ +
+ /* set polarity to low for all gpios */ + /* set polarity to low for all gpios */
@ -189,20 +234,151 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
+ return gpiochip_add(&rg->chip); + return gpiochip_add(&rg->chip);
+} +}
+ +
+static void
+mediatek_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
+{
+ int i;
+
+ for (i = 0; i < MTK_MAX_BANK; i++) {
+ struct mtk_gc *rg = gc_map[i];
+ unsigned long pending;
+ int bit;
+
+ if (!rg)
+ continue;
+
+ pending = mtk_gpio_r32(rg, GPIO_REG_STAT);
+
+ for_each_set_bit(bit, &pending, MTK_BANK_WIDTH) {
+ u32 map = irq_find_mapping(mediatek_gpio_irq_domain, bit);
+
+ generic_handle_irq(map);
+ mtk_gpio_w32(rg, GPIO_REG_STAT, BIT(bit));
+ }
+ }
+}
+
+static void
+mediatek_gpio_irq_unmask(struct irq_data *d)
+{
+ int pin = d->hwirq;
+ int bank = pin / 32;
+ struct mtk_gc *rg = gc_map[bank];
+ unsigned long flags;
+ u32 rise, fall;
+
+ if (!rg)
+ return;
+
+ rise = mtk_gpio_r32(rg, GPIO_REG_REDGE);
+ fall = mtk_gpio_r32(rg, GPIO_REG_FEDGE);
+
+ spin_lock_irqsave(&rg->lock, flags);
+ mtk_gpio_w32(rg, GPIO_REG_REDGE, rise | (BIT(d->hwirq) & rg->rising));
+ mtk_gpio_w32(rg, GPIO_REG_FEDGE, fall | (BIT(d->hwirq) & rg->falling));
+ spin_unlock_irqrestore(&rg->lock, flags);
+}
+
+static void
+mediatek_gpio_irq_mask(struct irq_data *d)
+{
+ int pin = d->hwirq;
+ int bank = pin / 32;
+ struct mtk_gc *rg = gc_map[bank];
+ unsigned long flags;
+ u32 rise, fall;
+
+ if (!rg)
+ return;
+
+ rise = mtk_gpio_r32(rg, GPIO_REG_REDGE);
+ fall = mtk_gpio_r32(rg, GPIO_REG_FEDGE);
+
+ spin_lock_irqsave(&rg->lock, flags);
+ mtk_gpio_w32(rg, GPIO_REG_FEDGE, fall & ~BIT(d->hwirq));
+ mtk_gpio_w32(rg, GPIO_REG_REDGE, rise & ~BIT(d->hwirq));
+ spin_unlock_irqrestore(&rg->lock, flags);
+}
+
+static int
+mediatek_gpio_irq_type(struct irq_data *d, unsigned int type)
+{
+ int pin = d->hwirq;
+ int bank = pin / 32;
+ struct mtk_gc *rg = gc_map[bank];
+ u32 mask = BIT(d->hwirq);
+
+ if (!rg)
+ return -1;
+
+ if (type == IRQ_TYPE_PROBE) {
+ if ((rg->rising | rg->falling) & mask)
+ return 0;
+
+ type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING;
+ }
+
+ if (type & IRQ_TYPE_EDGE_RISING)
+ rg->rising |= mask;
+ else
+ rg->rising &= ~mask;
+
+ if (type & IRQ_TYPE_EDGE_FALLING)
+ rg->falling |= mask;
+ else
+ rg->falling &= ~mask;
+
+ return 0;
+}
+
+static struct irq_chip mediatek_gpio_irq_chip = {
+ .name = "GPIO",
+ .irq_unmask = mediatek_gpio_irq_unmask,
+ .irq_mask = mediatek_gpio_irq_mask,
+ .irq_mask_ack = mediatek_gpio_irq_mask,
+ .irq_set_type = mediatek_gpio_irq_type,
+};
+
+static int
+mediatek_gpio_gpio_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hw)
+{
+ irq_set_chip_and_handler(irq, &mediatek_gpio_irq_chip, handle_level_irq);
+ irq_set_handler_data(irq, d);
+
+ return 0;
+}
+
+static const struct irq_domain_ops irq_domain_ops = {
+ .xlate = irq_domain_xlate_onecell,
+ .map = mediatek_gpio_gpio_map,
+};
+
+static int +static int
+mediatek_gpio_probe(struct platform_device *pdev) +mediatek_gpio_probe(struct platform_device *pdev)
+{ +{
+ struct device_node *bank, *np = pdev->dev.of_node; + struct device_node *bank, *np = pdev->dev.of_node;
+ struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0); + struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+ +
+ mtk_gc_membase = devm_ioremap_resource(&pdev->dev, res); + mediatek_gpio_membase = devm_ioremap_resource(&pdev->dev, res);
+ if (IS_ERR(mtk_gc_membase)) + if (IS_ERR(mediatek_gpio_membase))
+ return PTR_ERR(mtk_gc_membase); + return PTR_ERR(mediatek_gpio_membase);
+
+ mediatek_gpio_irq = irq_of_parse_and_map(np, 0);
+ if (mediatek_gpio_irq) {
+ mediatek_gpio_irq_domain = irq_domain_add_linear(np,
+ MTK_MAX_BANK * MTK_BANK_WIDTH,
+ &irq_domain_ops, NULL);
+ if (!mediatek_gpio_irq_domain)
+ dev_err(&pdev->dev, "irq_domain_add_linear failed\n");
+ }
+ +
+ for_each_child_of_node(np, bank) + for_each_child_of_node(np, bank)
+ if (of_device_is_compatible(bank, "mtk,mt7621-gpio-bank")) + if (of_device_is_compatible(bank, "mtk,mt7621-gpio-bank"))
+ mediatek_gpio_bank_probe(pdev, bank); + mediatek_gpio_bank_probe(pdev, bank);
+ +
+ if (mediatek_gpio_irq_domain)
+ irq_set_chained_handler(mediatek_gpio_irq, mediatek_gpio_irq_handler);
+
+ return 0; + return 0;
+} +}
+ +