KumiSystems/openwrtv4
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

flush more register writings

Browse source 
SVN-Revision: 16415
This commit is contained in:
Gabor Juhos 2009-06-11 07:18:05 +00:00
parent 73eee8e138
commit 31c9a411eb
1 changed files with 12 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
target/linux/ar71xx/files/arch/mips/ar71xx/irq.c
View file

@ -113,6 +113,9 @@ static void ar71xx_gpio_irq_unmask(unsigned int irq)
irq -= AR71XX_GPIO_IRQ_BASE; irq -= AR71XX_GPIO_IRQ_BASE;
ar71xx_gpio_wr(GPIO_REG_INT_ENABLE, ar71xx_gpio_wr(GPIO_REG_INT_ENABLE,
ar71xx_gpio_rr(GPIO_REG_INT_ENABLE) | (1 << irq)); ar71xx_gpio_rr(GPIO_REG_INT_ENABLE) | (1 << irq));
/* flush write */
ar71xx_gpio_rr(GPIO_REG_INT_ENABLE);
} }
static void ar71xx_gpio_irq_mask(unsigned int irq) static void ar71xx_gpio_irq_mask(unsigned int irq)
@ -120,6 +123,9 @@ static void ar71xx_gpio_irq_mask(unsigned int irq)
irq -= AR71XX_GPIO_IRQ_BASE; irq -= AR71XX_GPIO_IRQ_BASE;
ar71xx_gpio_wr(GPIO_REG_INT_ENABLE, ar71xx_gpio_wr(GPIO_REG_INT_ENABLE,
ar71xx_gpio_rr(GPIO_REG_INT_ENABLE) & ~(1 << irq)); ar71xx_gpio_rr(GPIO_REG_INT_ENABLE) & ~(1 << irq));
/* flush write */
ar71xx_gpio_rr(GPIO_REG_INT_ENABLE);
} }
#if 0 #if 0
@ -211,6 +217,9 @@ static void ar71xx_misc_irq_unmask(unsigned int irq)
irq -= AR71XX_MISC_IRQ_BASE; irq -= AR71XX_MISC_IRQ_BASE;
ar71xx_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE, ar71xx_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE,
ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE) | (1 << irq)); ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE) | (1 << irq));
/* flush write */
ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE);
} }
static void ar71xx_misc_irq_mask(unsigned int irq) static void ar71xx_misc_irq_mask(unsigned int irq)
@ -218,6 +227,9 @@ static void ar71xx_misc_irq_mask(unsigned int irq)
irq -= AR71XX_MISC_IRQ_BASE; irq -= AR71XX_MISC_IRQ_BASE;
ar71xx_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE, ar71xx_reset_wr(AR71XX_RESET_REG_MISC_INT_ENABLE,
ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE) & ~(1 << irq)); ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE) & ~(1 << irq));
/* flush write */
ar71xx_reset_rr(AR71XX_RESET_REG_MISC_INT_ENABLE);
} }
struct irq_chip ar71xx_misc_irq_chip = { struct irq_chip ar71xx_misc_irq_chip = {