brcm47xx, brcm63xx: disable CONFIG_MIPS_O32_FP64_SUPPORT
The flag is experimental and requires toolchain support, which we don't provide. Also neither target has an FPU so it becomes meaningless without the FPU emulator enabled. Signed-off-by: Jonas Gorski <jogo@openwrt.org> SVN-Revision: 44584
This commit is contained in:
parent
3139140339
commit
3069934e37
4 changed files with 0 additions and 4 deletions
|
@ -113,7 +113,6 @@ CONFIG_MIPS=y
|
|||
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
||||
# CONFIG_MIPS_MACHINE is not set
|
||||
CONFIG_MIPS_MT_DISABLED=y
|
||||
CONFIG_MIPS_O32_FP64_SUPPORT=y
|
||||
CONFIG_MODULES_USE_ELF_REL=y
|
||||
CONFIG_MTD_BCM47XXSFLASH=y
|
||||
CONFIG_MTD_BCM47XX_PARTS=y
|
||||
|
|
|
@ -118,7 +118,6 @@ CONFIG_MIPS=y
|
|||
# CONFIG_MIPS_HUGE_TLB_SUPPORT is not set
|
||||
CONFIG_MIPS_L1_CACHE_SHIFT=5
|
||||
# CONFIG_MIPS_MACHINE is not set
|
||||
CONFIG_MIPS_O32_FP64_SUPPORT=y
|
||||
# CONFIG_MIPS_PARAVIRT is not set
|
||||
CONFIG_MODULES_USE_ELF_REL=y
|
||||
CONFIG_MTD_BCM47XXSFLASH=y
|
||||
|
|
|
@ -138,7 +138,6 @@ CONFIG_MIPS_L1_CACHE_SHIFT=4
|
|||
CONFIG_MIPS_L1_CACHE_SHIFT_4=y
|
||||
# CONFIG_MIPS_MACHINE is not set
|
||||
CONFIG_MIPS_MT_DISABLED=y
|
||||
CONFIG_MIPS_O32_FP64_SUPPORT=y
|
||||
CONFIG_MODULES_USE_ELF_REL=y
|
||||
CONFIG_MODULE_FORCE_LOAD=y
|
||||
CONFIG_MODULE_FORCE_UNLOAD=y
|
||||
|
|
|
@ -145,7 +145,6 @@ CONFIG_MIPS_APPENDED_DTB=y
|
|||
CONFIG_MIPS_L1_CACHE_SHIFT=4
|
||||
CONFIG_MIPS_L1_CACHE_SHIFT_4=y
|
||||
# CONFIG_MIPS_MACHINE is not set
|
||||
CONFIG_MIPS_O32_FP64_SUPPORT=y
|
||||
CONFIG_MODULES_USE_ELF_REL=y
|
||||
CONFIG_MODULE_FORCE_LOAD=y
|
||||
CONFIG_MODULE_FORCE_UNLOAD=y
|
||||
|
|
Loading…
Reference in a new issue