lantiq: Fixed reading the number of RX FIFOs in the SPI driver
Until now the SPI driver used the TX bits for the RX FIFO. This seems uncritical for now since both are equals on my devices (VR9), but this could cause problems on other SoCs. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> SVN-Revision: 47208
This commit is contained in:
parent
42c9a85e8e
commit
2c7d536780
2 changed files with 2 additions and 2 deletions
|
@ -913,7 +913,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
|
||||||
+ /* Read module capabilities */
|
+ /* Read module capabilities */
|
||||||
+ id = ltq_spi_reg_read(hw, LTQ_SPI_ID);
|
+ id = ltq_spi_reg_read(hw, LTQ_SPI_ID);
|
||||||
+ hw->txfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
+ hw->txfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
||||||
+ hw->rxfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
+ hw->rxfs = (id >> LTQ_SPI_ID_RXFS_SHIFT) & LTQ_SPI_ID_RXFS_MASK;
|
||||||
+ hw->dma_support = (id & LTQ_SPI_ID_CFG) ? 1 : 0;
|
+ hw->dma_support = (id & LTQ_SPI_ID_CFG) ? 1 : 0;
|
||||||
+
|
+
|
||||||
+ ltq_spi_config_mode_set(hw);
|
+ ltq_spi_config_mode_set(hw);
|
||||||
|
|
|
@ -927,7 +927,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org>
|
||||||
+ /* Read module capabilities */
|
+ /* Read module capabilities */
|
||||||
+ id = ltq_spi_reg_read(hw, LTQ_SPI_ID);
|
+ id = ltq_spi_reg_read(hw, LTQ_SPI_ID);
|
||||||
+ hw->txfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
+ hw->txfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
||||||
+ hw->rxfs = (id >> LTQ_SPI_ID_TXFS_SHIFT) & LTQ_SPI_ID_TXFS_MASK;
|
+ hw->rxfs = (id >> LTQ_SPI_ID_RXFS_SHIFT) & LTQ_SPI_ID_RXFS_MASK;
|
||||||
+ hw->dma_support = (id & LTQ_SPI_ID_CFG) ? 1 : 0;
|
+ hw->dma_support = (id & LTQ_SPI_ID_CFG) ? 1 : 0;
|
||||||
+
|
+
|
||||||
+ ltq_spi_config_mode_set(hw);
|
+ ltq_spi_config_mode_set(hw);
|
||||||
|
|
Loading…
Reference in a new issue