ramips: handle PCI interrupts in plat_irq_dispatch
Signed-off-by: Gabor Juhos <juhosg@openwrt.org> SVN-Revision: 36245
This commit is contained in:
parent
811f7f9f2d
commit
017aabe292
1 changed files with 30 additions and 0 deletions
|
@ -0,0 +1,30 @@
|
||||||
|
From e0fbc01d33265d32fe7f5f34269cb88be2a13c24 Mon Sep 17 00:00:00 2001
|
||||||
|
From: Gabor Juhos <juhosg@openwrt.org>
|
||||||
|
Date: Sun, 31 Mar 2013 10:17:26 +0200
|
||||||
|
Subject: [PATCH] MIPS: ralink: handle PCI interrupts as well
|
||||||
|
|
||||||
|
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
|
||||||
|
---
|
||||||
|
arch/mips/ralink/irq.c | 4 ++++
|
||||||
|
1 file changed, 4 insertions(+)
|
||||||
|
|
||||||
|
--- a/arch/mips/ralink/irq.c
|
||||||
|
+++ b/arch/mips/ralink/irq.c
|
||||||
|
@@ -31,6 +31,7 @@
|
||||||
|
#define INTC_INT_GLOBAL BIT(31)
|
||||||
|
|
||||||
|
#define RALINK_CPU_IRQ_INTC (MIPS_CPU_IRQ_BASE + 2)
|
||||||
|
+#define RALINK_CPU_IRQ_PCI (MIPS_CPU_IRQ_BASE + 4)
|
||||||
|
#define RALINK_CPU_IRQ_FE (MIPS_CPU_IRQ_BASE + 5)
|
||||||
|
#define RALINK_CPU_IRQ_WIFI (MIPS_CPU_IRQ_BASE + 6)
|
||||||
|
#define RALINK_CPU_IRQ_COUNTER (MIPS_CPU_IRQ_BASE + 7)
|
||||||
|
@@ -104,6 +105,9 @@ asmlinkage void plat_irq_dispatch(void)
|
||||||
|
else if (pending & STATUSF_IP6)
|
||||||
|
do_IRQ(RALINK_CPU_IRQ_WIFI);
|
||||||
|
|
||||||
|
+ else if (pending & STATUSF_IP4)
|
||||||
|
+ do_IRQ(RALINK_CPU_IRQ_PCI);
|
||||||
|
+
|
||||||
|
else if (pending & STATUSF_IP2)
|
||||||
|
do_IRQ(RALINK_CPU_IRQ_INTC);
|
||||||
|
|
Loading…
Reference in a new issue