2013-04-03 09:59:46 +00:00
|
|
|
/ {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "ralink,rt3352-soc";
|
|
|
|
|
|
|
|
cpus {
|
2018-07-21 14:17:39 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
cpu@0 {
|
|
|
|
compatible = "mips,mips24KEc";
|
2018-07-21 14:17:39 +00:00
|
|
|
reg = <0>;
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
2013-04-07 11:46:54 +00:00
|
|
|
bootargs = "console=ttyS0,57600";
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
2018-07-21 14:53:10 +00:00
|
|
|
cpuintc: cpuintc {
|
2013-04-03 09:59:46 +00:00
|
|
|
#address-cells = <0>;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
|
|
};
|
|
|
|
|
2015-11-22 11:49:13 +00:00
|
|
|
aliases {
|
|
|
|
spi0 = &spi0;
|
|
|
|
spi1 = &spi1;
|
2016-05-09 04:20:02 +00:00
|
|
|
serial0 = &uartlite;
|
2015-11-22 11:49:13 +00:00
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
palmbus: palmbus@10000000 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "palmbus";
|
|
|
|
reg = <0x10000000 0x200000>;
|
|
|
|
ranges = <0x0 0x10000000 0x1FFFFF>;
|
|
|
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
sysc: sysc@0 {
|
2018-04-07 12:02:25 +00:00
|
|
|
compatible = "ralink,rt3352-sysc", "ralink,rt3050-sysc", "syscon";
|
2013-04-03 09:59:46 +00:00
|
|
|
reg = <0x0 0x100>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
timer: timer@100 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-timer", "ralink,rt2880-timer";
|
|
|
|
reg = <0x100 0x20>;
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <1>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
watchdog: watchdog@120 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-wdt", "ralink,rt2880-wdt";
|
|
|
|
reg = <0x120 0x10>;
|
2013-06-23 15:50:49 +00:00
|
|
|
|
|
|
|
resets = <&rstctrl 8>;
|
|
|
|
reset-names = "wdt";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <1>;
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
intc: intc@200 {
|
|
|
|
compatible = "ralink,rt3352-intc", "ralink,rt2880-intc";
|
|
|
|
reg = <0x200 0x100>;
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
|
|
interrupts = <2>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
memc: memc@300 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-memc", "ralink,rt3050-memc";
|
|
|
|
reg = <0x300 0x100>;
|
2013-06-23 15:50:49 +00:00
|
|
|
|
|
|
|
resets = <&rstctrl 20>;
|
|
|
|
reset-names = "mc";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <3>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
uart: uart@500 {
|
2013-06-23 15:50:49 +00:00
|
|
|
compatible = "ralink,rt3352-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
|
reg = <0x500 0x100>;
|
|
|
|
|
|
|
|
resets = <&rstctrl 12>;
|
|
|
|
reset-names = "uart";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <5>;
|
|
|
|
|
|
|
|
reg-shift = <2>;
|
|
|
|
|
|
|
|
status = "disabled";
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio0: gpio@600 {
|
|
|
|
compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
|
reg = <0x600 0x34>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
2013-05-06 16:45:04 +00:00
|
|
|
ralink,gpio-base = <0>;
|
2018-07-21 17:32:51 +00:00
|
|
|
ralink,nr-gpio = <24>;
|
2013-04-03 09:59:46 +00:00
|
|
|
ralink,register-map = [ 00 04 08 0c
|
|
|
|
20 24 28 2c
|
|
|
|
30 34 ];
|
2013-06-23 15:50:49 +00:00
|
|
|
resets = <&rstctrl 13>;
|
|
|
|
reset-names = "pio";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <6>;
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio1: gpio@638 {
|
|
|
|
compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
|
reg = <0x638 0x24>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
2013-05-06 16:45:04 +00:00
|
|
|
ralink,gpio-base = <24>;
|
2018-07-21 17:32:51 +00:00
|
|
|
ralink,nr-gpio = <16>;
|
2013-04-03 09:59:46 +00:00
|
|
|
ralink,register-map = [ 00 04 08 0c
|
|
|
|
10 14 18 1c
|
|
|
|
20 24 ];
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio2: gpio@660 {
|
|
|
|
compatible = "ralink,rt3352-gpio", "ralink,rt2880-gpio";
|
|
|
|
reg = <0x660 0x24>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
2013-05-06 16:45:04 +00:00
|
|
|
ralink,gpio-base = <40>;
|
2018-07-21 17:32:51 +00:00
|
|
|
ralink,nr-gpio = <6>;
|
2013-04-03 09:59:46 +00:00
|
|
|
ralink,register-map = [ 00 04 08 0c
|
|
|
|
10 14 18 1c
|
|
|
|
20 24 ];
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-01-07 14:27:45 +00:00
|
|
|
i2c@900 {
|
|
|
|
compatible = "ralink,rt2880-i2c";
|
|
|
|
reg = <0x900 0x100>;
|
|
|
|
|
|
|
|
resets = <&rstctrl 16>;
|
|
|
|
reset-names = "i2c";
|
|
|
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&i2c_pins>;
|
|
|
|
};
|
|
|
|
|
2016-02-22 12:49:25 +00:00
|
|
|
i2s@a00 {
|
|
|
|
compatible = "ralink,rt3352-i2s";
|
|
|
|
reg = <0xa00 0x100>;
|
|
|
|
|
|
|
|
resets = <&rstctrl 17>;
|
|
|
|
reset-names = "i2s";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <10>;
|
|
|
|
|
|
|
|
txdma-req = <2>;
|
|
|
|
rxdma-req = <3>;
|
|
|
|
|
|
|
|
dmas = <&gdma 4>,
|
|
|
|
<&gdma 6>;
|
|
|
|
dma-names = "tx", "rx";
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2015-11-22 11:49:13 +00:00
|
|
|
spi0: spi@b00 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-spi", "ralink,rt2880-spi";
|
2015-11-22 11:49:13 +00:00
|
|
|
reg = <0xb00 0x40>;
|
2013-04-03 09:59:46 +00:00
|
|
|
#address-cells = <1>;
|
2015-10-05 10:26:54 +00:00
|
|
|
#size-cells = <0>;
|
2013-04-03 09:59:46 +00:00
|
|
|
|
2013-06-23 15:50:49 +00:00
|
|
|
resets = <&rstctrl 18>;
|
|
|
|
reset-names = "spi";
|
2013-10-30 07:06:22 +00:00
|
|
|
|
2013-09-17 21:45:44 +00:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&spi_pins>;
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2015-11-22 11:49:13 +00:00
|
|
|
spi1: spi@b40 {
|
|
|
|
compatible = "ralink,rt3352-spi", "ralink,rt2880-spi";
|
|
|
|
reg = <0xb40 0x60>;
|
|
|
|
#address-cells = <1>;
|
2016-05-14 17:22:08 +00:00
|
|
|
#size-cells = <0>;
|
2015-11-22 11:49:13 +00:00
|
|
|
|
|
|
|
resets = <&rstctrl 18>;
|
|
|
|
reset-names = "spi";
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&spi_cs1>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2016-05-09 04:20:02 +00:00
|
|
|
uartlite: uartlite@c00 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-uart", "ralink,rt2880-uart", "ns16550a";
|
|
|
|
reg = <0xc00 0x100>;
|
|
|
|
|
2013-06-23 15:50:49 +00:00
|
|
|
resets = <&rstctrl 19>;
|
|
|
|
reset-names = "uartl";
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <12>;
|
|
|
|
|
|
|
|
reg-shift = <2>;
|
2013-09-17 21:45:44 +00:00
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&uartlite_pins>;
|
|
|
|
};
|
2015-12-02 13:41:22 +00:00
|
|
|
|
|
|
|
gdma: gdma@2800 {
|
|
|
|
compatible = "ralink,rt3883-gdma";
|
|
|
|
reg = <0x2800 0x800>;
|
|
|
|
|
|
|
|
resets = <&rstctrl 14>;
|
|
|
|
reset-names = "dma";
|
|
|
|
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <7>;
|
|
|
|
|
|
|
|
#dma-cells = <1>;
|
|
|
|
#dma-channels = <16>;
|
|
|
|
#dma-requests = <16>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2013-09-17 21:45:44 +00:00
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
pinctrl: pinctrl {
|
2013-09-17 21:45:44 +00:00
|
|
|
compatible = "ralink,rt2880-pinmux";
|
|
|
|
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&state_default>;
|
|
|
|
|
|
|
|
state_default: pinctrl0 {
|
|
|
|
};
|
|
|
|
|
2018-12-06 09:02:29 +00:00
|
|
|
i2c_pins: i2c_pins {
|
|
|
|
i2c_pins {
|
2016-01-07 14:27:45 +00:00
|
|
|
ralink,group = "i2c";
|
|
|
|
ralink,function = "i2c";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-11-18 09:51:07 +00:00
|
|
|
mdio_pins: mdio {
|
|
|
|
mdio {
|
|
|
|
ralink,group = "mdio";
|
|
|
|
ralink,function = "mdio";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
rgmii_pins: rgmii {
|
|
|
|
rgmii {
|
|
|
|
ralink,group = "rgmii";
|
|
|
|
ralink,function = "rgmii";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2018-12-06 09:02:29 +00:00
|
|
|
spi_pins: spi_pins {
|
|
|
|
spi_pins {
|
2013-09-17 21:45:44 +00:00
|
|
|
ralink,group = "spi";
|
|
|
|
ralink,function = "spi";
|
|
|
|
};
|
|
|
|
};
|
2015-08-17 05:57:18 +00:00
|
|
|
|
2015-11-22 11:49:13 +00:00
|
|
|
spi_cs1: spi1 {
|
|
|
|
spi1 {
|
|
|
|
ralink,group = "spi_cs1";
|
|
|
|
ralink,function = "spi_cs1";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-09-17 21:45:44 +00:00
|
|
|
uartlite_pins: uartlite {
|
|
|
|
uart {
|
|
|
|
ralink,group = "uartlite";
|
|
|
|
ralink,function = "uartlite";
|
|
|
|
};
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-06-23 15:50:49 +00:00
|
|
|
rstctrl: rstctrl {
|
|
|
|
compatible = "ralink,rt3352-reset", "ralink,rt2880-reset";
|
|
|
|
#reset-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 13:23:54 +00:00
|
|
|
clkctrl: clkctrl {
|
|
|
|
compatible = "ralink,rt2880-clock";
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
ethernet: ethernet@10100000 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-eth", "ralink,rt3050-eth";
|
2016-05-09 06:23:12 +00:00
|
|
|
reg = <0x10100000 0x10000>;
|
2013-04-03 09:59:46 +00:00
|
|
|
|
2015-01-18 20:16:44 +00:00
|
|
|
resets = <&rstctrl 21>;
|
|
|
|
reset-names = "fe";
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
interrupt-parent = <&cpuintc>;
|
|
|
|
interrupts = <5>;
|
2015-12-17 09:25:57 +00:00
|
|
|
|
|
|
|
mediatek,switch = <&esw>;
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
2015-12-17 09:25:57 +00:00
|
|
|
esw: esw@10110000 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-esw", "ralink,rt3050-esw";
|
2016-05-09 06:23:12 +00:00
|
|
|
reg = <0x10110000 0x8000>;
|
2013-04-03 09:59:46 +00:00
|
|
|
|
2015-01-18 20:16:44 +00:00
|
|
|
resets = <&rstctrl 23>;
|
|
|
|
reset-names = "esw";
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <17>;
|
|
|
|
};
|
|
|
|
|
2016-04-20 17:19:00 +00:00
|
|
|
usbphy: usbphy {
|
2016-01-04 14:21:17 +00:00
|
|
|
compatible = "ralink,rt3352-usbphy";
|
2018-04-07 12:02:25 +00:00
|
|
|
#phy-cells = <0>;
|
2014-07-02 16:37:30 +00:00
|
|
|
|
2018-04-07 12:02:25 +00:00
|
|
|
ralink,sysctl = <&sysc>;
|
2014-07-02 16:37:30 +00:00
|
|
|
resets = <&rstctrl 22 &rstctrl 25>;
|
|
|
|
reset-names = "host", "device";
|
2016-05-10 13:23:54 +00:00
|
|
|
clocks = <&clkctrl 18 &clkctrl 20>;
|
|
|
|
clock-names = "host", "device";
|
2014-07-02 16:37:30 +00:00
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
wmac: wmac@10180000 {
|
2013-04-03 09:59:46 +00:00
|
|
|
compatible = "ralink,rt3352-wmac", "ralink,rt2880-wmac";
|
2016-05-09 06:23:12 +00:00
|
|
|
reg = <0x10180000 0x40000>;
|
2013-04-03 09:59:46 +00:00
|
|
|
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
|
|
interrupts = <6>;
|
|
|
|
|
2013-04-07 13:32:37 +00:00
|
|
|
ralink,eeprom = "soc_wmac.eeprom";
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
ehci: ehci@101c0000 {
|
2018-08-13 15:14:08 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2016-01-04 14:21:11 +00:00
|
|
|
compatible = "generic-ehci";
|
2013-04-03 09:59:46 +00:00
|
|
|
reg = <0x101c0000 0x1000>;
|
|
|
|
|
2018-04-07 12:02:25 +00:00
|
|
|
phys = <&usbphy>;
|
2016-04-20 17:19:00 +00:00
|
|
|
phy-names = "usb";
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <18>;
|
|
|
|
|
|
|
|
status = "disabled";
|
2018-08-13 15:14:08 +00:00
|
|
|
|
|
|
|
ehci_port1: port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
#trigger-source-cells = <0>;
|
|
|
|
};
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
|
2016-05-10 10:41:46 +00:00
|
|
|
ohci: ohci@101c1000 {
|
2018-08-13 15:14:08 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2016-01-04 14:21:11 +00:00
|
|
|
compatible = "generic-ohci";
|
2013-04-03 09:59:46 +00:00
|
|
|
reg = <0x101c1000 0x1000>;
|
|
|
|
|
2018-04-07 12:02:25 +00:00
|
|
|
phys = <&usbphy>;
|
2016-04-20 17:19:00 +00:00
|
|
|
phy-names = "usb";
|
|
|
|
|
2013-04-03 09:59:46 +00:00
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
interrupts = <18>;
|
|
|
|
|
|
|
|
status = "disabled";
|
2018-08-13 15:14:08 +00:00
|
|
|
|
|
|
|
ohci_port1: port@1 {
|
|
|
|
reg = <1>;
|
|
|
|
#trigger-source-cells = <0>;
|
|
|
|
};
|
2013-04-03 09:59:46 +00:00
|
|
|
};
|
|
|
|
};
|