34 lines
1.1 KiB
Diff
34 lines
1.1 KiB
Diff
|
From 408b807592d9cdbc1a69b119f4a862b2ab1e4d87 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
|
||
|
|
Date: Fri, 18 Oct 2013 20:02:31 -0300
|
||
|
|
Subject: [PATCH 098/203] ARM: mvebu: Add the core-divider clock to Armada
|
||
|
|
370/XP
|
||
|
|
|
||
|
|
The Armada 370/XP SoC has a clock provider called "Core Divider",
|
||
|
|
that is derived from a fixed 2 GHz PLL clock.
|
||
|
|
|
||
|
|
Reviewed-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
|
||
|
|
Signed-off-by: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
|
||
|
|
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/armada-370-xp.dtsi | 8 ++++++++
|
||
|
|
1 file changed, 8 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/armada-370-xp.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/armada-370-xp.dtsi
|
||
|
|
@@ -134,6 +134,14 @@
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ coredivclk: corediv-clock@18740 {
|
||
|
|
+ compatible = "marvell,armada-370-corediv-clock";
|
||
|
|
+ reg = <0x18740 0xc>;
|
||
|
|
+ #clock-cells = <1>;
|
||
|
|
+ clocks = <&mainpll>;
|
||
|
|
+ clock-output-names = "nand";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
timer@20300 {
|
||
|
|
compatible = "marvell,armada-370-xp-timer";
|
||
|
|
reg = <0x20300 0x30>, <0x21040 0x30>;
|