109 lines
3.2 KiB
Diff
109 lines
3.2 KiB
Diff
|
From 4d7fe4171b01cbfc01e4a00f44b3e7f7a8013eb3 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Matthew McClintock <mmcclint@codeaurora.org>
|
||
|
|
Date: Fri, 8 Apr 2016 15:26:10 -0500
|
||
|
|
Subject: [PATCH 32/37] qcom: ipq4019: use v2 of the kpss bringup mechanism
|
||
|
|
|
||
|
|
v1 was the incorrect choice here and sometimes the board would not come
|
||
|
|
up properly
|
||
|
|
|
||
|
|
Signed-off-by: Matthew McClintock <mmcclint@codeaurora.org>
|
||
|
|
---
|
||
|
|
arch/arm/boot/dts/qcom-ipq4019.dtsi | 32 ++++++++++++++++++++++++--------
|
||
|
|
1 file changed, 24 insertions(+), 8 deletions(-)
|
||
|
|
|
||
|
|
--- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
||
|
|
+++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
|
||
|
|
@@ -34,7 +34,8 @@
|
||
|
|
cpu@0 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
- enable-method = "qcom,kpss-acc-v1";
|
||
|
|
+ enable-method = "qcom,kpss-acc-v2";
|
||
|
|
+ next-level-cache = <&L2>;
|
||
|
|
qcom,acc = <&acc0>;
|
||
|
|
qcom,saw = <&saw0>;
|
||
|
|
reg = <0x0>;
|
||
|
|
@@ -46,7 +47,8 @@
|
||
|
|
cpu@1 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
- enable-method = "qcom,kpss-acc-v1";
|
||
|
|
+ enable-method = "qcom,kpss-acc-v2";
|
||
|
|
+ next-level-cache = <&L2>;
|
||
|
|
qcom,acc = <&acc1>;
|
||
|
|
qcom,saw = <&saw1>;
|
||
|
|
reg = <0x1>;
|
||
|
|
@@ -58,7 +60,8 @@
|
||
|
|
cpu@2 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
- enable-method = "qcom,kpss-acc-v1";
|
||
|
|
+ enable-method = "qcom,kpss-acc-v2";
|
||
|
|
+ next-level-cache = <&L2>;
|
||
|
|
qcom,acc = <&acc2>;
|
||
|
|
qcom,saw = <&saw2>;
|
||
|
|
reg = <0x2>;
|
||
|
|
@@ -70,7 +73,8 @@
|
||
|
|
cpu@3 {
|
||
|
|
device_type = "cpu";
|
||
|
|
compatible = "arm,cortex-a7";
|
||
|
|
- enable-method = "qcom,kpss-acc-v1";
|
||
|
|
+ enable-method = "qcom,kpss-acc-v2";
|
||
|
|
+ next-level-cache = <&L2>;
|
||
|
|
qcom,acc = <&acc3>;
|
||
|
|
qcom,saw = <&saw3>;
|
||
|
|
reg = <0x3>;
|
||
|
|
@@ -100,6 +104,12 @@
|
||
|
|
opp-hz = /bits/ 64 <666000000>;
|
||
|
|
clock-latency-ns = <256000>;
|
||
|
|
};
|
||
|
|
+
|
||
|
|
+ L2: l2-cache {
|
||
|
|
+ compatible = "qcom,arch-cache";
|
||
|
|
+ cache-level = <2>;
|
||
|
|
+ qcom,saw = <&saw_l2>;
|
||
|
|
+ };
|
||
|
|
};
|
||
|
|
|
||
|
|
pmu {
|
||
|
|
@@ -212,22 +222,22 @@
|
||
|
|
};
|
||
|
|
|
||
|
|
acc0: clock-controller@b088000 {
|
||
|
|
- compatible = "qcom,kpss-acc-v1";
|
||
|
|
+ compatible = "qcom,kpss-acc-v2";
|
||
|
|
reg = <0x0b088000 0x1000>, <0xb008000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
acc1: clock-controller@b098000 {
|
||
|
|
- compatible = "qcom,kpss-acc-v1";
|
||
|
|
+ compatible = "qcom,kpss-acc-v2";
|
||
|
|
reg = <0x0b098000 0x1000>, <0xb008000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
acc2: clock-controller@b0a8000 {
|
||
|
|
- compatible = "qcom,kpss-acc-v1";
|
||
|
|
+ compatible = "qcom,kpss-acc-v2";
|
||
|
|
reg = <0x0b0a8000 0x1000>, <0xb008000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
acc3: clock-controller@b0b8000 {
|
||
|
|
- compatible = "qcom,kpss-acc-v1";
|
||
|
|
+ compatible = "qcom,kpss-acc-v2";
|
||
|
|
reg = <0x0b0b8000 0x1000>, <0xb008000 0x1000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
@@ -255,6 +265,12 @@
|
||
|
|
regulator;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ saw_l2: regulator@b012000 {
|
||
|
|
+ compatible = "qcom,saw2";
|
||
|
|
+ reg = <0xb012000 0x1000>;
|
||
|
|
+ regulator;
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
serial@78af000 {
|
||
|
|
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
||
|
|
reg = <0x78af000 0x200>;
|