2013-08-14 18:15:15 +00:00
|
|
|
From 2d17c793a9cd3f67351d1a15c099ef2464e81f47 Mon Sep 17 00:00:00 2001
|
2013-07-15 10:06:55 +00:00
|
|
|
From: John Crispin <blogic@openwrt.org>
|
|
|
|
|
Date: Mon, 20 May 2013 20:30:11 +0200
|
2013-08-14 18:15:15 +00:00
|
|
|
Subject: [PATCH 13/25] MIPS: ralink: mt7620: add verbose ram info
|
2013-07-15 10:06:55 +00:00
|
|
|
|
|
|
|
|
Make the code print which of SDRAM, DDR1 or DDR2 was detected.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: John Crispin <blogic@openwrt.org>
|
|
|
|
|
---
|
|
|
|
|
arch/mips/ralink/mt7620.c | 3 +++
|
|
|
|
|
1 file changed, 3 insertions(+)
|
|
|
|
|
|
|
|
|
|
--- a/arch/mips/ralink/mt7620.c
|
|
|
|
|
+++ b/arch/mips/ralink/mt7620.c
|
2013-07-22 15:31:13 +00:00
|
|
|
@@ -214,16 +214,19 @@ void prom_soc_init(struct ralink_soc_inf
|
2013-07-15 10:06:55 +00:00
|
|
|
|
|
|
|
|
switch (dram_type) {
|
|
|
|
|
case SYSCFG0_DRAM_TYPE_SDRAM:
|
|
|
|
|
+ pr_info("Board has SDRAM\n");
|
|
|
|
|
soc_info->mem_size_min = MT7620_SDRAM_SIZE_MIN;
|
|
|
|
|
soc_info->mem_size_max = MT7620_SDRAM_SIZE_MAX;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case SYSCFG0_DRAM_TYPE_DDR1:
|
|
|
|
|
+ pr_info("Board has DDR1\n");
|
|
|
|
|
soc_info->mem_size_min = MT7620_DDR1_SIZE_MIN;
|
|
|
|
|
soc_info->mem_size_max = MT7620_DDR1_SIZE_MAX;
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
case SYSCFG0_DRAM_TYPE_DDR2:
|
|
|
|
|
+ pr_info("Board has DDR2\n");
|
|
|
|
|
soc_info->mem_size_min = MT7620_DDR2_SIZE_MIN;
|
|
|
|
|
soc_info->mem_size_max = MT7620_DDR2_SIZE_MAX;
|
|
|
|
|
break;
|
