23 lines
906 B
Diff
23 lines
906 B
Diff
|
From 1d6d5b6d2363cf5a0d175f086209fb208692ec00 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Haiying Wang <Haiying.wang@freescale.com>
|
||
|
|
Date: Sat, 8 Aug 2015 07:25:02 -0400
|
||
|
|
Subject: [PATCH 35/70] arm64/pgtable: add support to map cacheable and non
|
||
|
|
shareable memory
|
||
|
|
|
||
|
|
Signed-off-by: Haiying Wang <Haiying.wang@freescale.com>
|
||
|
|
---
|
||
|
|
arch/arm64/include/asm/pgtable.h | 2 ++
|
||
|
|
1 file changed, 2 insertions(+)
|
||
|
|
|
||
|
|
--- a/arch/arm64/include/asm/pgtable.h
|
||
|
|
+++ b/arch/arm64/include/asm/pgtable.h
|
||
|
|
@@ -392,6 +392,8 @@ static inline int has_transparent_hugepa
|
||
|
|
#define pgprot_cached(prot) \
|
||
|
|
__pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_NORMAL) | \
|
||
|
|
PTE_PXN | PTE_UXN)
|
||
|
|
+#define pgprot_cached_ns(prot) \
|
||
|
|
+ __pgprot(pgprot_val(pgprot_cached(prot)) ^ PTE_SHARED)
|
||
|
|
#define pgprot_device(prot) \
|
||
|
|
__pgprot_modify(prot, PTE_ATTRINDX_MASK, PTE_ATTRINDX(MT_DEVICE_nGnRE) | PTE_PXN | PTE_UXN)
|
||
|
|
#define __HAVE_PHYS_MEM_ACCESS_PROT
|