2014-09-27 19:10:51 +00:00
|
|
|
From 4e5732952c3c2f14058bd7dbcba67d911d77bd39 Mon Sep 17 00:00:00 2001
|
2014-02-28 20:30:08 +00:00
|
|
|
From: Grigori Goronzy <greg@blackbox>
|
|
|
|
|
Date: Mon, 11 Jun 2012 18:58:40 +0200
|
2014-09-27 19:10:51 +00:00
|
|
|
Subject: [PATCH 015/196] sdhci-bcm2708: assume 50 MHz eMMC clock
|
2014-02-28 20:30:08 +00:00
|
|
|
|
|
|
|
|
80 MHz clock isnt't suited well to be dividable to get SD clocks of 25
|
|
|
|
|
MHz (default mode) or 50 MHz (high speed mode). 50 MHz are perfect to
|
|
|
|
|
drive the SD interface at ideal frequencies.
|
|
|
|
|
---
|
|
|
|
|
drivers/mmc/host/sdhci-bcm2708.c | 2 +-
|
|
|
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
|
|
2014-09-27 19:10:51 +00:00
|
|
|
diff --git a/drivers/mmc/host/sdhci-bcm2708.c b/drivers/mmc/host/sdhci-bcm2708.c
|
|
|
|
|
index c64de21..d174938 100644
|
2014-02-28 20:30:08 +00:00
|
|
|
--- a/drivers/mmc/host/sdhci-bcm2708.c
|
|
|
|
|
+++ b/drivers/mmc/host/sdhci-bcm2708.c
|
|
|
|
|
@@ -73,7 +73,7 @@
|
|
|
|
|
#define BCM2708_SDHCI_SLEEP_TIMEOUT 1000 /* msecs */
|
|
|
|
|
|
|
|
|
|
/* Mhz clock that the EMMC core is running at. Should match the platform clockman settings */
|
|
|
|
|
-#define BCM2708_EMMC_CLOCK_FREQ 80000000
|
|
|
|
|
+#define BCM2708_EMMC_CLOCK_FREQ 50000000
|
|
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
|
* *
|
2014-09-27 19:10:51 +00:00
|
|
|
--
|
|
|
|
|
1.9.1
|
|
|
|
|
|
