27 lines
520 B
Diff
27 lines
520 B
Diff
|
--- a/arch/mips/ralink/rt3883.c
|
||
|
|
+++ b/arch/mips/ralink/rt3883.c
|
||
|
|
@@ -63,16 +63,6 @@
|
||
|
|
{ 0 }
|
||
|
|
};
|
||
|
|
|
||
|
|
-static void rt3883_wdt_reset(void)
|
||
|
|
-{
|
||
|
|
- u32 t;
|
||
|
|
-
|
||
|
|
- /* enable WDT reset output on GPIO 2 */
|
||
|
|
- t = rt_sysc_r32(RT3883_SYSC_REG_SYSCFG1);
|
||
|
|
- t |= RT3883_SYSCFG1_GPIO2_AS_WDT_OUT;
|
||
|
|
- rt_sysc_w32(t, RT3883_SYSC_REG_SYSCFG1);
|
||
|
|
-}
|
||
|
|
-
|
||
|
|
void __init ralink_clk_init(void)
|
||
|
|
{
|
||
|
|
unsigned long cpu_rate, sys_rate;
|
||
|
|
@@ -157,5 +147,5 @@
|
||
|
|
|
||
|
|
rt2880_pinmux_data = rt3883_pinmux_data;
|
||
|
|
|
||
|
|
- ralink_soc == RT3883_SOC;
|
||
|
|
+ ralink_soc = RT3883_SOC;
|
||
|
|
}
|