34 lines
954 B
Text
34 lines
954 B
Text
|
# CONFIG_ARCH_AT91RM9200 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9260 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9261 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9263 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9G10 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9G20 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9G45 is not set
|
||
|
|
# CONFIG_ARCH_AT91SAM9RL is not set
|
||
|
|
CONFIG_ARCH_AT91_NONE=y
|
||
|
|
CONFIG_ARM_L1_CACHE_SHIFT=5
|
||
|
|
CONFIG_CPU_32v5=y
|
||
|
|
CONFIG_CPU_ABRT_EV5TJ=y
|
||
|
|
CONFIG_CPU_ARM926T=y
|
||
|
|
# CONFIG_CPU_CACHE_ROUND_ROBIN is not set
|
||
|
|
CONFIG_CPU_CACHE_VIVT=y
|
||
|
|
CONFIG_CPU_COPY_V4WB=y
|
||
|
|
CONFIG_CPU_CP15=y
|
||
|
|
CONFIG_CPU_CP15_MMU=y
|
||
|
|
# CONFIG_CPU_DCACHE_WRITETHROUGH is not set
|
||
|
|
# CONFIG_CPU_ICACHE_DISABLE is not set
|
||
|
|
CONFIG_CPU_PABRT_LEGACY=y
|
||
|
|
CONFIG_CPU_TLB_V4WBI=y
|
||
|
|
# CONFIG_SOC_AT91RM9200 is not set
|
||
|
|
CONFIG_SOC_AT91SAM9=y
|
||
|
|
CONFIG_SOC_AT91SAM9260=y
|
||
|
|
CONFIG_SOC_AT91SAM9261=y
|
||
|
|
CONFIG_SOC_AT91SAM9263=y
|
||
|
|
CONFIG_SOC_AT91SAM9G45=y
|
||
|
|
CONFIG_SOC_AT91SAM9N12=y
|
||
|
|
CONFIG_SOC_AT91SAM9RL=y
|
||
|
|
CONFIG_SOC_AT91SAM9X5=y
|
||
|
|
CONFIG_SOC_SAM_V4_V5=y
|
||
|
|
# CONFIG_SOC_SAM_V7 is not set
|