68 lines
2.5 KiB
Diff
68 lines
2.5 KiB
Diff
|
From dec7ec15a9c2f2c3e0a09bb9cda8a24e4d469242 Mon Sep 17 00:00:00 2001
|
||
|
From: Rajesh Bhagat <rajesh.bhagat@nxp.com>
|
||
|
Date: Fri, 6 May 2016 09:09:32 +0530
|
||
|
Subject: [PATCH 24/93] config: ls1012aqds: Add USB EHCI support for
|
||
|
ls1012aqds
|
||
|
|
||
|
Add USB EHCI support for ls1012aqds platform
|
||
|
|
||
|
Signed-off-by: Rajat Srivastava <rajat.srivastava@nxp.com>
|
||
|
Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com>
|
||
|
---
|
||
|
.../include/asm/arch-fsl-layerscape/immap_lsch2.h | 1 +
|
||
|
include/configs/ls1012aqds.h | 5 +++++
|
||
|
include/usb/ehci-fsl.h | 2 +-
|
||
|
3 files changed, 7 insertions(+), 1 deletion(-)
|
||
|
|
||
|
diff --git a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
|
||
|
index 3e37f00..24add1a 100644
|
||
|
--- a/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
|
||
|
+++ b/arch/arm/include/asm/arch-fsl-layerscape/immap_lsch2.h
|
||
|
@@ -36,6 +36,7 @@
|
||
|
#define CONFIG_SYS_XHCI_USB1_ADDR (CONFIG_SYS_IMMR + 0x01f00000)
|
||
|
#define CONFIG_SYS_XHCI_USB2_ADDR (CONFIG_SYS_IMMR + 0x02000000)
|
||
|
#define CONFIG_SYS_XHCI_USB3_ADDR (CONFIG_SYS_IMMR + 0x02100000)
|
||
|
+#define CONFIG_SYS_EHCI_USB1_ADDR (CONFIG_SYS_IMMR + 0x07600000)
|
||
|
#define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_IMMR + 0x2400000)
|
||
|
#define CONFIG_SYS_PCIE2_ADDR (CONFIG_SYS_IMMR + 0x2500000)
|
||
|
#define CONFIG_SYS_PCIE3_ADDR (CONFIG_SYS_IMMR + 0x2600000)
|
||
|
diff --git a/include/configs/ls1012aqds.h b/include/configs/ls1012aqds.h
|
||
|
index bb433de..51ca902 100644
|
||
|
--- a/include/configs/ls1012aqds.h
|
||
|
+++ b/include/configs/ls1012aqds.h
|
||
|
@@ -109,6 +109,8 @@
|
||
|
#ifdef CONFIG_HAS_FSL_DR_USB
|
||
|
#define CONFIG_USB_EHCI
|
||
|
#define CONFIG_USB_EHCI_FSL
|
||
|
+#define CONFIG_USB_ULPI
|
||
|
+#define CONFIG_USB_ULPI_VIEWPORT
|
||
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
||
|
#endif
|
||
|
|
||
|
@@ -121,6 +123,9 @@
|
||
|
#define CONFIG_USB_XHCI_DWC3
|
||
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
|
||
|
#define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2
|
||
|
+#endif
|
||
|
+
|
||
|
+#if defined(CONFIG_HAS_FSL_DR_USB) || defined(CONFIG_HAS_FSL_XHCI_USB)
|
||
|
#define CONFIG_CMD_USB
|
||
|
#define CONFIG_USB_STORAGE
|
||
|
#define CONFIG_CMD_EXT2
|
||
|
diff --git a/include/usb/ehci-fsl.h b/include/usb/ehci-fsl.h
|
||
|
index b8d78d0..94b1efa 100644
|
||
|
--- a/include/usb/ehci-fsl.h
|
||
|
+++ b/include/usb/ehci-fsl.h
|
||
|
@@ -163,7 +163,7 @@
|
||
|
#elif defined(CONFIG_MPC512X)
|
||
|
#define CONFIG_SYS_FSL_USB1_ADDR CONFIG_SYS_MPC512x_USB1_ADDR
|
||
|
#define CONFIG_SYS_FSL_USB2_ADDR 0
|
||
|
-#elif defined(CONFIG_LS102XA)
|
||
|
+#elif defined(CONFIG_LS102XA) || defined(CONFIG_LS1012A)
|
||
|
#define CONFIG_SYS_FSL_USB1_ADDR CONFIG_SYS_EHCI_USB1_ADDR
|
||
|
#define CONFIG_SYS_FSL_USB2_ADDR 0
|
||
|
#endif
|
||
|
--
|
||
|
1.7.9.5
|
||
|
|