2017-03-13 12:30:10 +00:00
|
|
|
From 5e2df5f44e35d79fff2ab8bbb8a726ad5de78a3e Mon Sep 17 00:00:00 2001
|
2017-02-16 11:25:25 +00:00
|
|
|
From: Matthew McClintock <mmcclint@qca.qualcomm.com>
|
|
|
|
|
Date: Thu, 28 Apr 2016 12:55:08 -0500
|
2017-03-13 12:30:10 +00:00
|
|
|
Subject: [PATCH 16/69] clk: ipq4019: report accurate fixed clock rates
|
2017-02-16 11:25:25 +00:00
|
|
|
|
|
|
|
|
This looks like a copy-and-paste gone wrong, but update all
|
|
|
|
|
the fixed clock rates to report the correct values.
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Matthew McClintock <mmcclint@qca.qualcomm.com>
|
|
|
|
|
---
|
2017-03-13 12:30:10 +00:00
|
|
|
drivers/clk/qcom/gcc-ipq4019.c | 10 +++++-----
|
2017-02-16 11:25:25 +00:00
|
|
|
1 file changed, 5 insertions(+), 5 deletions(-)
|
|
|
|
|
|
|
|
|
|
--- a/drivers/clk/qcom/gcc-ipq4019.c
|
|
|
|
|
+++ b/drivers/clk/qcom/gcc-ipq4019.c
|
2017-12-06 22:51:31 +00:00
|
|
|
@@ -1327,12 +1327,12 @@ static int gcc_ipq4019_probe(struct plat
|
2017-02-16 11:25:25 +00:00
|
|
|
{
|
|
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
|
|
|
|
|
|
- clk_register_fixed_rate(dev, "fepll125", "xo", 0, 200000000);
|
|
|
|
|
- clk_register_fixed_rate(dev, "fepll125dly", "xo", 0, 200000000);
|
|
|
|
|
- clk_register_fixed_rate(dev, "fepllwcss2g", "xo", 0, 200000000);
|
|
|
|
|
- clk_register_fixed_rate(dev, "fepllwcss5g", "xo", 0, 200000000);
|
|
|
|
|
+ clk_register_fixed_rate(dev, "fepll125", "xo", 0, 125000000);
|
|
|
|
|
+ clk_register_fixed_rate(dev, "fepll125dly", "xo", 0, 125000000);
|
|
|
|
|
+ clk_register_fixed_rate(dev, "fepllwcss2g", "xo", 0, 250000000);
|
|
|
|
|
+ clk_register_fixed_rate(dev, "fepllwcss5g", "xo", 0, 250000000);
|
|
|
|
|
clk_register_fixed_rate(dev, "fepll200", "xo", 0, 200000000);
|
|
|
|
|
- clk_register_fixed_rate(dev, "fepll500", "xo", 0, 200000000);
|
|
|
|
|
+ clk_register_fixed_rate(dev, "fepll500", "xo", 0, 500000000);
|
|
|
|
|
clk_register_fixed_rate(dev, "ddrpllapss", "xo", 0, 666000000);
|
|
|
|
|
|
|
|
|
|
return qcom_cc_probe(pdev, &gcc_ipq4019_desc);
|
