49 lines
1.4 KiB
Diff
49 lines
1.4 KiB
Diff
|
From e8d66e7927b2a15310df0eb44a67d120ea147a59 Mon Sep 17 00:00:00 2001
|
||
|
From: Gregory CLEMENT <gregory.clement@free-electrons.com>
|
||
|
Date: Thu, 14 Dec 2017 16:00:06 +0100
|
||
|
Subject: arm64: dts: marvell: armada-37xx: add nodes allowing cpufreq
|
||
|
support
|
||
|
|
||
|
In order to be able to use cpu freq, we need to associate a clock to each
|
||
|
CPU and to expose the power management registers.
|
||
|
|
||
|
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
|
||
|
---
|
||
|
arch/arm64/boot/dts/marvell/armada-372x.dtsi | 1 +
|
||
|
arch/arm64/boot/dts/marvell/armada-37xx.dtsi | 7 +++++++
|
||
|
2 files changed, 8 insertions(+)
|
||
|
|
||
|
--- a/arch/arm64/boot/dts/marvell/armada-372x.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/marvell/armada-372x.dtsi
|
||
|
@@ -56,6 +56,7 @@
|
||
|
device_type = "cpu";
|
||
|
compatible = "arm,cortex-a53","arm,armv8";
|
||
|
reg = <0x1>;
|
||
|
+ clocks = <&nb_periph_clk 16>;
|
||
|
enable-method = "psci";
|
||
|
};
|
||
|
};
|
||
|
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
|
||
|
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
|
||
|
@@ -64,6 +64,7 @@
|
||
|
device_type = "cpu";
|
||
|
compatible = "arm,cortex-a53", "arm,armv8";
|
||
|
reg = <0>;
|
||
|
+ clocks = <&nb_periph_clk 16>;
|
||
|
enable-method = "psci";
|
||
|
};
|
||
|
};
|
||
|
@@ -219,6 +220,12 @@
|
||
|
};
|
||
|
};
|
||
|
|
||
|
+ nb_pm: syscon@14000 {
|
||
|
+ compatible = "marvell,armada-3700-nb-pm",
|
||
|
+ "syscon";
|
||
|
+ reg = <0x14000 0x60>;
|
||
|
+ };
|
||
|
+
|
||
|
pinctrl_sb: pinctrl@18800 {
|
||
|
compatible = "marvell,armada3710-sb-pinctrl",
|
||
|
"syscon", "simple-mfd";
|