15a14cf166
The QorIQ LS1012A processor, optimized for battery-backed or USB-powered, integrates a single ARM Cortex-A53 core with a hardware packet forwarding engine and high-speed interfaces to deliver line-rate networking performance. QorIQ LS1012A Reference Design System (LS1012ARDB) is a high-performance development platform, with a complete debugging environment. The LS1012ARDB board supports the QorIQ LS1012A processor and is optimized to support the high-bandwidth DDR3L memory and a full complement of high-speed SerDes ports. LEDE/OPENWRT will auto strip executable program file while make. So we need select CONFIG_NO_STRIP=y while make menuconfig to avoid the ppfe network fiemware be destroyed, then run make to build ls1012ardb firmware. The fsl-quadspi flash with jffs2 fs is unstable and arise some failed message. This issue have noticed the IP owner for investigate, hope he can solve it earlier. So the ls1012ardb now also provide a xx-firmware.ext4.bin as default firmware, and the uboot bootcmd will run wrtboot_ext4rfs for "rootfstype=ext4" bootargs. Signed-off-by: Yutang Jiang <yutang.jiang@nxp.com>
37 lines
1.2 KiB
Diff
37 lines
1.2 KiB
Diff
From 50450fdcc39c3863351d52c290e77b664df33ed6 Mon Sep 17 00:00:00 2001
|
|
From: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
|
|
Date: Wed, 13 Jul 2016 15:49:22 +0530
|
|
Subject: [PATCH 78/93] board: ls1012aqds: Update LBMAP_MASK and RST_CTL_RESET
|
|
|
|
~QIXIS_LBMAP_MASK is being used in code. So define inverse value
|
|
LBMAP_MASK.
|
|
|
|
Aslo, update QIXIS_RST_CTL_RESET value to keep RST_CTL[REQ_MOD]
|
|
as 0b11 i.e. PORESET.
|
|
|
|
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
|
|
---
|
|
include/configs/ls1012aqds.h | 4 ++--
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
diff --git a/include/configs/ls1012aqds.h b/include/configs/ls1012aqds.h
|
|
index c06cfbd..418bd54 100644
|
|
--- a/include/configs/ls1012aqds.h
|
|
+++ b/include/configs/ls1012aqds.h
|
|
@@ -89,11 +89,11 @@
|
|
#define CONFIG_SYS_I2C_FPGA_ADDR 0x66
|
|
#define QIXIS_LBMAP_BRDCFG_REG 0x04
|
|
#define QIXIS_LBMAP_SWITCH 6
|
|
-#define QIXIS_LBMAP_MASK 0xf7
|
|
+#define QIXIS_LBMAP_MASK 0x08
|
|
#define QIXIS_LBMAP_SHIFT 0
|
|
#define QIXIS_LBMAP_DFLTBANK 0x00
|
|
#define QIXIS_LBMAP_ALTBANK 0x08
|
|
-#define QIXIS_RST_CTL_RESET 0x41
|
|
+#define QIXIS_RST_CTL_RESET 0x31
|
|
#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x20
|
|
#define QIXIS_RCFG_CTL_RECONFIG_START 0x21
|
|
#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
|
|
--
|
|
1.7.9.5
|
|
|