b50fd8c2b3
Register SPI controllers through device tree. We will wire up the clocks at a later stage. Signed-off-by: Jonas Gorski <jonas.gorski@gmail.com>
125 lines
2.4 KiB
Text
125 lines
2.4 KiB
Text
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "brcm,bcm6358";
|
|
|
|
aliases {
|
|
pflash = &pflash;
|
|
gpio0 = &gpio0;
|
|
gpio1 = &gpio1;
|
|
spi0 = &lsspi;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
compatible = "brcm,bmips4350", "mips,mips4Kc";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
compatible = "brcm,bmips4350", "mips,mips4Kc";
|
|
device_type = "cpu";
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
cpu_intc: interrupt-controller {
|
|
#address-cells = <0>;
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
memory { device_type = "memory"; reg = <0 0>; };
|
|
|
|
pflash: nor@1e000000 {
|
|
compatible = "cfi-flash";
|
|
reg = <0x1e000000 0x2000000>;
|
|
bank-width = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
ubus@fff00000 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
compatible = "simple-bus";
|
|
interrupt-parent = <&periph_intc>;
|
|
|
|
periph_intc: interrupt-controller@fffe000c {
|
|
compatible = "brcm,bcm6345-l1-intc";
|
|
reg = <0xfffe000c 0x8>,
|
|
<0xfffe0038 0x8>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
interrupts = <2>, <3>;
|
|
};
|
|
|
|
ext_intc0: interrupt-controller@fffe0014 {
|
|
compatible = "brcm,bcm6345-ext-intc";
|
|
reg = <0xfffe0014 0x4>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupts = <25>, <26>, <27>, <28>;
|
|
};
|
|
|
|
ext_intc1: interrupt-controller@fffe001c {
|
|
compatible = "brcm,bcm6345-ext-intc";
|
|
reg = <0xfffe001c 0x4>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
|
|
interrupts = <20>, <21>;
|
|
};
|
|
|
|
gpio1: gpio-controller@fffe0080 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0xfffe0080 4>, <0xfffe0088 4>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
|
|
ngpios = <8>;
|
|
|
|
interrupts-extended = <&ext_intc1 0 0>,
|
|
<&ext_intc1 1 0>,
|
|
<&ext_intc0 0 0>,
|
|
<&ext_intc0 1 0>,
|
|
<&ext_intc0 2 0>,
|
|
<&ext_intc0 3 0>;
|
|
interrupt-names = "gpio0", "gpio1", "gpio2", "gpio3",
|
|
"gpio4", "gpio5";
|
|
};
|
|
|
|
gpio0: gpio-controller@fffe0084 {
|
|
compatible = "brcm,bcm6345-gpio";
|
|
reg = <0xfffe0084 4>, <0xfffe008c 4>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
lsspi: spi@fffe0800 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "brcm,bcm6358-spi";
|
|
reg = <0xfffe0800 0x70c>;
|
|
interrupts = <1>;
|
|
/* clocks = <&clkctl 9>; */
|
|
};
|
|
};
|
|
};
|