6eaf8b3d89
Updated the devicetree source files to make use of the following upstreamed drivers: - xrx200 ethernet phy - reset controller unit - dwc2 - fpi Use our custom xrx200 ethernet phy compatible to support boards, which have switched the vr9 revision during lifetime, with a single devicetree source file. By switching to the dwc2 driver + usb phy framework, we don't need to used our custom gpio power patch and can use a fixed regulator instead. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> Signed-off-by: Mathias Kresin <dev@kresin.me>
172 lines
2.8 KiB
Text
172 lines
2.8 KiB
Text
/dts-v1/;
|
|
|
|
#include "vr9.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/mips/lantiq_rcu_gphy.h>
|
|
|
|
/ {
|
|
compatible = "alphanetworks,asl56026", "lantiq,xway", "lantiq,vr9";
|
|
model = "BT OpenReach VDSL Modem";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyLTQ0,115200";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power_green;
|
|
led-failsafe = &power_red;
|
|
led-running = &power_green;
|
|
|
|
led-dsl = &dsl;
|
|
};
|
|
|
|
memory@0 {
|
|
reg = <0x0 0x2000000>;
|
|
};
|
|
|
|
gpio-keys-polled {
|
|
compatible = "gpio-keys-polled";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
poll-interval = <100>;
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio 40 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
gpio-leds {
|
|
compatible = "gpio-leds";
|
|
|
|
dsl: dsl {
|
|
label = "asl56026:green:dsl";
|
|
gpios = <&gpio 6 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
/* power-* is a bicolour led */
|
|
power_green: power_green {
|
|
label = "asl56026:green:power";
|
|
gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
|
|
default-state = "keep";
|
|
};
|
|
|
|
power_red: power_red {
|
|
label = "asl56026:red:power";
|
|
gpios = <&gpio 18 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
gpio_export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
power_led_blink {
|
|
gpio-export,name = "power_led_blink";
|
|
gpio-export,output = <0>;
|
|
gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
ð0 {
|
|
lan: interface@0 {
|
|
compatible = "lantiq,xrx200-pdi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0>;
|
|
lantiq,switch;
|
|
|
|
ethernet@2 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <2>;
|
|
phy-mode = "mii";
|
|
phy-handle = <&phy11>;
|
|
};
|
|
|
|
ethernet@3 {
|
|
compatible = "lantiq,xrx200-pdi-port";
|
|
reg = <3>;
|
|
phy-mode = "mii";
|
|
phy-handle = <&phy14>;
|
|
};
|
|
|
|
};
|
|
|
|
mdio@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "lantiq,xrx200-mdio";
|
|
reg = <0>;
|
|
|
|
phy11: ethernet-phy@11 {
|
|
reg = <0x11>;
|
|
compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
|
|
phy14: ethernet-phy@14 {
|
|
reg = <0x14>;
|
|
compatible = "lantiq,phy22f", "ethernet-phy-ieee802.3-c22";
|
|
};
|
|
|
|
};
|
|
};
|
|
|
|
&gphy0 {
|
|
lantiq,gphy-mode = <GPHY_MODE_FE>;
|
|
};
|
|
|
|
&gphy1 {
|
|
lantiq,gphy-mode = <GPHY_MODE_FE>;
|
|
};
|
|
|
|
&gpio {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&state_default>;
|
|
|
|
state_default: pinmux {
|
|
mdio {
|
|
lantiq,groups = "mdio";
|
|
lantiq,function = "mdio";
|
|
};
|
|
};
|
|
};
|
|
|
|
&localbus {
|
|
nor@0 {
|
|
compatible = "lantiq,nor";
|
|
bank-width = <2>;
|
|
reg = <0 0x0 0x0800000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "uboot";
|
|
reg = <0x0 0x30000>;
|
|
};
|
|
|
|
partition@30000 {
|
|
label = "uboot_env";
|
|
reg = <0x30000 0x10000>;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "firmware";
|
|
reg = <0x40000 0x750000>;
|
|
};
|
|
|
|
partition@790000 {
|
|
label = "ddrconfig";
|
|
reg = <0x790000 0x70000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|