2518f83f6e
This is compile tested only, please run test and report back. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> SVN-Revision: 41538
20 lines
580 B
Diff
20 lines
580 B
Diff
--- a/drivers/net/ethernet/freescale/gianfar.c
|
|
+++ b/drivers/net/ethernet/freescale/gianfar.c
|
|
@@ -1016,7 +1016,16 @@ static int gfar_probe(struct platform_de
|
|
/* We need to delay at least 3 TX clocks */
|
|
udelay(2);
|
|
|
|
- tempval = (MACCFG1_TX_FLOW | MACCFG1_RX_FLOW);
|
|
+ if ((mfspr(SPRN_SVR) & 0xffff) >= 0x0011) {
|
|
+ tempval = (MACCFG1_TX_FLOW | MACCFG1_RX_FLOW);
|
|
+ } else {
|
|
+ /*
|
|
+ * Do not enable flow control on chips earlier than rev 1.1,
|
|
+ * because of the eTSEC27 erratum
|
|
+ */
|
|
+ tempval = 0;
|
|
+ }
|
|
+
|
|
gfar_write(®s->maccfg1, tempval);
|
|
|
|
/* Initialize MACCFG2. */
|