3b88f74bbe
This backports some more patches from kernel 4.11 adding more devices to the device tree of the A64 SoC. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
35 lines
1.1 KiB
Diff
35 lines
1.1 KiB
Diff
From ec4279053a6434f685246e022be95d2a62f8c608 Mon Sep 17 00:00:00 2001
|
|
From: Icenowy Zheng <icenowy@aosc.xyz>
|
|
Date: Tue, 4 Apr 2017 17:51:00 +0800
|
|
Subject: arm64: allwinner: a64: add R_PIO pinctrl node
|
|
|
|
Allwinner A64 have a dedicated pin controller to manage the PL pin bank.
|
|
As the driver and the required clock support are added, add the device
|
|
node for it.
|
|
|
|
Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
|
|
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 12 ++++++++++++
|
|
1 file changed, 12 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
@@ -406,5 +406,17 @@
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
+
|
|
+ r_pio: pinctrl@01f02c00 {
|
|
+ compatible = "allwinner,sun50i-a64-r-pinctrl";
|
|
+ reg = <0x01f02c00 0x400>;
|
|
+ interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&r_ccu 3>, <&osc24M>, <&osc32k>;
|
|
+ clock-names = "apb", "hosc", "losc";
|
|
+ gpio-controller;
|
|
+ #gpio-cells = <3>;
|
|
+ interrupt-controller;
|
|
+ #interrupt-cells = <3>;
|
|
+ };
|
|
};
|
|
};
|