acbed0eff3
Since now we hopefully setup memory regions properly we no longer need this hack. Tested and works on ubnt-erx. Signed-off-by: Nikolay Martynov <mar.kolya@gmail.com> SVN-Revision: 47905
20 lines
720 B
Diff
20 lines
720 B
Diff
--- a/arch/mips/kernel/mips-cm.c
|
|
+++ b/arch/mips/kernel/mips-cm.c
|
|
@@ -238,7 +238,7 @@ int mips_cm_probe(void)
|
|
write_gcr_base(base_reg);
|
|
|
|
/* disable CM regions */
|
|
-/* write_gcr_reg0_base(CM_GCR_REGn_BASE_BASEADDR_MSK);
|
|
+ write_gcr_reg0_base(CM_GCR_REGn_BASE_BASEADDR_MSK);
|
|
write_gcr_reg0_mask(CM_GCR_REGn_MASK_ADDRMASK_MSK);
|
|
write_gcr_reg1_base(CM_GCR_REGn_BASE_BASEADDR_MSK);
|
|
write_gcr_reg1_mask(CM_GCR_REGn_MASK_ADDRMASK_MSK);
|
|
@@ -246,7 +246,7 @@ int mips_cm_probe(void)
|
|
write_gcr_reg2_mask(CM_GCR_REGn_MASK_ADDRMASK_MSK);
|
|
write_gcr_reg3_base(CM_GCR_REGn_BASE_BASEADDR_MSK);
|
|
write_gcr_reg3_mask(CM_GCR_REGn_MASK_ADDRMASK_MSK);
|
|
-*/
|
|
+
|
|
/* probe for an L2-only sync region */
|
|
mips_cm_probe_l2sync();
|
|
|