64b53247c4
Refresh patches. Remove upstreamed patch: generic/pending/181-net-usb-add-lte-modem-wistron-neweb-d18q1.patch Update patches that no longer applies: generic/hack/901-debloat_sock_diag.patch Compile-tested on: x86/64. Runtime-tested on: x86/64. Signed-off-by: Stijn Tintel <stijn@linux-ipv6.be>
84 lines
2.3 KiB
Diff
84 lines
2.3 KiB
Diff
From 4fbacf244953285ac58cb833060076fafd990588 Mon Sep 17 00:00:00 2001
|
|
From: Sean Wang <sean.wang@mediatek.com>
|
|
Date: Fri, 29 Dec 2017 10:45:07 +0800
|
|
Subject: [PATCH 218/224] arm64: dts: mt7622: add ethernet device nodes
|
|
|
|
add ethernet device nodes which enable GMAC1 with SGMII interface
|
|
|
|
Signed-off-by: Sean Wang <sean.wang@mediatek.com>
|
|
---
|
|
arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts | 22 ++++++++++++++++++++
|
|
arch/arm64/boot/dts/mediatek/mt7622.dtsi | 31 ++++++++++++++++++++++++++++
|
|
2 files changed, 53 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7622-rfb1.dts
|
|
@@ -249,6 +249,28 @@
|
|
status = "okay";
|
|
};
|
|
|
|
+ð {
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <ð_pins>;
|
|
+ status = "okay";
|
|
+
|
|
+ gmac1: mac@1 {
|
|
+ compatible = "mediatek,eth-mac";
|
|
+ reg = <1>;
|
|
+ phy-handle = <&phy5>;
|
|
+ };
|
|
+
|
|
+ mdio-bus {
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+
|
|
+ phy5: ethernet-phy@5 {
|
|
+ reg = <5>;
|
|
+ phy-mode = "sgmii";
|
|
+ };
|
|
+ };
|
|
+};
|
|
+
|
|
&i2c1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&i2c1_pins>;
|
|
--- a/arch/arm64/boot/dts/mediatek/mt7622.dtsi
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt7622.dtsi
|
|
@@ -550,6 +550,37 @@
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
+ eth: ethernet@1b100000 {
|
|
+ compatible = "mediatek,mt7622-eth",
|
|
+ "mediatek,mt2701-eth",
|
|
+ "syscon";
|
|
+ reg = <0 0x1b100000 0 0x20000>;
|
|
+ interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>,
|
|
+ <GIC_SPI 224 IRQ_TYPE_LEVEL_LOW>,
|
|
+ <GIC_SPI 225 IRQ_TYPE_LEVEL_LOW>;
|
|
+ clocks = <&topckgen CLK_TOP_ETH_SEL>,
|
|
+ <ðsys CLK_ETH_ESW_EN>,
|
|
+ <ðsys CLK_ETH_GP0_EN>,
|
|
+ <ðsys CLK_ETH_GP1_EN>,
|
|
+ <ðsys CLK_ETH_GP2_EN>,
|
|
+ <&sgmiisys CLK_SGMII_TX250M_EN>,
|
|
+ <&sgmiisys CLK_SGMII_RX250M_EN>,
|
|
+ <&sgmiisys CLK_SGMII_CDR_REF>,
|
|
+ <&sgmiisys CLK_SGMII_CDR_FB>,
|
|
+ <&topckgen CLK_TOP_SGMIIPLL>,
|
|
+ <&apmixedsys CLK_APMIXED_ETH2PLL>;
|
|
+ clock-names = "ethif", "esw", "gp0", "gp1", "gp2",
|
|
+ "sgmii_tx250m", "sgmii_rx250m",
|
|
+ "sgmii_cdr_ref", "sgmii_cdr_fb", "sgmii_ck",
|
|
+ "eth2pll";
|
|
+ power-domains = <&scpsys MT7622_POWER_DOMAIN_ETHSYS>;
|
|
+ mediatek,ethsys = <ðsys>;
|
|
+ mediatek,sgmiisys = <&sgmiisys>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
sgmiisys: sgmiisys@1b128000 {
|
|
compatible = "mediatek,mt7622-sgmiisys",
|
|
"syscon";
|