KumiSystems/openwrtv3
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

pb42: add GPIO buttons

Browse source 
SVN-Revision: 14877
This commit is contained in:
Gabor Juhos 2009-03-14 19:28:28 +00:00
parent fa36af494f
commit 9b59499893
1 changed files with 28 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

28
target/linux/ar71xx/files/arch/mips/ar71xx/mach-pb42.c
View file

@ -11,6 +11,7 @@
#include <linux/init.h> #include <linux/init.h>
#include <linux/bitops.h> #include <linux/bitops.h>
#include <linux/input.h>
#include <linux/platform_device.h> #include <linux/platform_device.h>
#include <linux/spi/spi.h> #include <linux/spi/spi.h>
#include <linux/spi/flash.h> #include <linux/spi/flash.h>
@ -21,6 +22,11 @@
#include "devices.h" #include "devices.h"
#define PB42_BUTTONS_POLL_INTERVAL 20
#define PB42_GPIO_BTN_SW4 8
#define PB42_GPIO_BTN_SW5 3
static struct spi_board_info pb42_spi_info[] = { static struct spi_board_info pb42_spi_info[] = {
{ {
.bus_num = 0, .bus_num = 0,
@ -46,6 +52,24 @@ static struct ar71xx_pci_irq pb42_pci_irqs[] __initdata = {
} }
}; };
static struct gpio_button pb42_gpio_buttons[] __initdata = {
{
.desc = "sw4",
.type = EV_KEY,
.code = BTN_0,
.threshold = 5,
.gpio = PB42_GPIO_BTN_SW4,
.active_low = 1,
} , {
.desc = "sw5",
.type = EV_KEY,
.code = BTN_1,
.threshold = 5,
.gpio = PB42_GPIO_BTN_SW5,
.active_low = 1,
}
};
#define PB42_WAN_PHYMASK BIT(20) #define PB42_WAN_PHYMASK BIT(20)
#define PB42_LAN_PHYMASK (BIT(16) | BIT(17) | BIT(18) | BIT(19)) #define PB42_LAN_PHYMASK (BIT(16) | BIT(17) | BIT(18) | BIT(19))
#define PB42_MDIO_PHYMASK (PB42_LAN_PHYMASK | PB42_WAN_PHYMASK) #define PB42_MDIO_PHYMASK (PB42_LAN_PHYMASK | PB42_WAN_PHYMASK)
@ -68,6 +92,10 @@ static void __init pb42_init(void)
ar71xx_add_device_eth(0); ar71xx_add_device_eth(0);
ar71xx_add_device_eth(1); ar71xx_add_device_eth(1);
ar71xx_add_device_gpio_buttons(-1, PB42_BUTTONS_POLL_INTERVAL,
ARRAY_SIZE(pb42_gpio_buttons),
pb42_gpio_buttons);
ar71xx_pci_init(ARRAY_SIZE(pb42_pci_irqs), pb42_pci_irqs); ar71xx_pci_init(ARRAY_SIZE(pb42_pci_irqs), pb42_pci_irqs);
} }