KumiSystems/openwrtv3
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

package/ifxmips-dsl-api: refresh patches

Browse source 
SVN-Revision: 20463
This commit is contained in:
Gabor Juhos 2010-03-26 14:28:31 +00:00
parent 3b57cccb71
commit 0d43b95e5e
4 changed files with 55 additions and 74 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
package/ifxmips-dsl-api/patches/100-dsl_compat.patch
View file

@ -1,7 +1,5 @@
Index: drv_dsl_cpe_api-3.24.4.4/src/include/drv_dsl_cpe_device_danube.h --- a/src/include/drv_dsl_cpe_device_danube.h
=================================================================== +++ b/src/include/drv_dsl_cpe_device_danube.h
--- drv_dsl_cpe_api-3.24.4.4.orig/src/include/drv_dsl_cpe_device_danube.h 2009-05-12 20:02:16.000000000 +0200
+++ drv_dsl_cpe_api-3.24.4.4/src/include/drv_dsl_cpe_device_danube.h 2009-11-01 00:57:23.000000000 +0100
@@ -24,7 +24,7 @@ @@ -24,7 +24,7 @@
#include "drv_dsl_cpe_simulator_danube.h" #include "drv_dsl_cpe_simulator_danube.h"
#else #else
@ -11,10 +9,8 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/include/drv_dsl_cpe_device_danube.h
#endif /* defined(DSL_CPE_SIMULATOR_DRIVER) && defined(WIN32)*/ #endif /* defined(DSL_CPE_SIMULATOR_DRIVER) && defined(WIN32)*/
#define DSL_MAX_LINE_NUMBER 1 #define DSL_MAX_LINE_NUMBER 1
Index: drv_dsl_cpe_api-3.24.4.4/src/common/drv_dsl_cpe_os_linux.c --- a/src/common/drv_dsl_cpe_os_linux.c
=================================================================== +++ b/src/common/drv_dsl_cpe_os_linux.c
--- drv_dsl_cpe_api-3.24.4.4.orig/src/common/drv_dsl_cpe_os_linux.c 2009-11-01 01:00:08.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/common/drv_dsl_cpe_os_linux.c 2009-11-01 01:03:51.000000000 +0100
@@ -11,6 +11,7 @@ @@ -11,6 +11,7 @@
#ifdef __LINUX__ #ifdef __LINUX__
@ -23,7 +19,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/common/drv_dsl_cpe_os_linux.c
#include "drv_dsl_cpe_api.h" #include "drv_dsl_cpe_api.h"
#include "drv_dsl_cpe_api_ioctl.h" #include "drv_dsl_cpe_api_ioctl.h"
@@ -1058,6 +1059,7 @@ @@ -1058,6 +1059,7 @@ static void DSL_DRV_DebugInit(void)
/* Entry point of driver */ /* Entry point of driver */
int __init DSL_ModuleInit(void) int __init DSL_ModuleInit(void)
{ {
@ -31,7 +27,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/common/drv_dsl_cpe_os_linux.c
DSL_int_t i; DSL_int_t i;
printk(DSL_DRV_CRLF DSL_DRV_CRLF "Infineon CPE API Driver version: %s" DSL_DRV_CRLF, printk(DSL_DRV_CRLF DSL_DRV_CRLF "Infineon CPE API Driver version: %s" DSL_DRV_CRLF,
@@ -1104,7 +1106,8 @@ @@ -1104,7 +1106,8 @@ int __init DSL_ModuleInit(void)
} }
DSL_DRV_DevNodeInit(); DSL_DRV_DevNodeInit();

16
package/ifxmips-dsl-api/patches/200-mei_compat.patch
View file

@ -1,7 +1,5 @@
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c --- a/src/mei/ifxmips_mei.c
=================================================================== +++ b/src/mei/ifxmips_mei.c
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_mei.c 2009-10-31 23:30:20.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c 2010-01-24 14:21:32.000000000 +0100
@@ -41,18 +41,20 @@ @@ -41,18 +41,20 @@
#include <linux/init.h> #include <linux/init.h>
#include <linux/ioport.h> #include <linux/ioport.h>
@ -39,7 +37,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c
#define IFX_MEI_EMSG(fmt, args...) printk(KERN_ERR "[%s %d]: " fmt,__FUNCTION__, __LINE__, ## args) #define IFX_MEI_EMSG(fmt, args...) printk(KERN_ERR "[%s %d]: " fmt,__FUNCTION__, __LINE__, ## args)
#define IFX_MEI_DMSG(fmt, args...) printk(KERN_INFO "[%s %d]: " fmt,__FUNCTION__, __LINE__, ## args) #define IFX_MEI_DMSG(fmt, args...) printk(KERN_INFO "[%s %d]: " fmt,__FUNCTION__, __LINE__, ## args)
@@ -173,7 +175,8 @@ @@ -173,7 +175,8 @@ static u32 *mei_arc_swap_buff = NULL; //
extern void ifxmips_mask_and_ack_irq(unsigned int irq_nr); extern void ifxmips_mask_and_ack_irq(unsigned int irq_nr);
#define MEI_MASK_AND_ACK_IRQ ifxmips_mask_and_ack_irq #define MEI_MASK_AND_ACK_IRQ ifxmips_mask_and_ack_irq
@ -49,7 +47,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c
static struct file_operations bsp_mei_operations = { static struct file_operations bsp_mei_operations = {
owner:THIS_MODULE, owner:THIS_MODULE,
@@ -2294,10 +2297,10 @@ @@ -2294,10 +2297,10 @@ IFX_MEI_InitDevice (int num)
IFX_MEI_EMSG ("request_irq %d failed!\n", pDev->nIrq[IFX_DFEIR]); IFX_MEI_EMSG ("request_irq %d failed!\n", pDev->nIrq[IFX_DFEIR]);
return -1; return -1;
} }
@ -62,7 +60,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c
// IFX_MEI_DMSG("Device %d initialized. IER %#x\n", num, bsp_get_irq_ier(pDev->nIrq[IFX_DYING_GASP])); // IFX_MEI_DMSG("Device %d initialized. IER %#x\n", num, bsp_get_irq_ier(pDev->nIrq[IFX_DYING_GASP]));
return 0; return 0;
} }
@@ -2922,6 +2925,7 @@ @@ -2922,6 +2925,7 @@ int __init
IFX_MEI_ModuleInit (void) IFX_MEI_ModuleInit (void)
{ {
int i = 0; int i = 0;
@ -70,7 +68,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c
printk ("IFX MEI Version %ld.%02ld.%02ld", bsp_mei_version.major, bsp_mei_version.minor, bsp_mei_version.revision); printk ("IFX MEI Version %ld.%02ld.%02ld", bsp_mei_version.major, bsp_mei_version.minor, bsp_mei_version.revision);
@@ -2935,14 +2939,15 @@ @@ -2935,14 +2939,15 @@ IFX_MEI_ModuleInit (void)
IFX_MEI_InitProcFS (i); IFX_MEI_InitProcFS (i);
#endif #endif
} }
@ -88,7 +86,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_mei.c
return 0; return 0;
} }
@@ -2996,3 +3001,5 @@ @@ -2996,3 +3001,5 @@ EXPORT_SYMBOL (DSL_BSP_EventCBUnregister
module_init (IFX_MEI_ModuleInit); module_init (IFX_MEI_ModuleInit);
module_exit (IFX_MEI_ModuleExit); module_exit (IFX_MEI_ModuleExit);

42
package/ifxmips-dsl-api/patches/300-atm_compat.patch
View file

@ -1,7 +1,5 @@
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c --- a/src/mei/ifxmips_atm_core.c
=================================================================== +++ b/src/mei/ifxmips_atm_core.c
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_core.c 2009-11-01 14:29:05.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c 2009-11-01 16:07:46.000000000 +0100
@@ -58,9 +58,8 @@ @@ -58,9 +58,8 @@
/* /*
* Chip Specific Head File * Chip Specific Head File
@ -14,7 +12,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c
#include "ifxmips_atm_core.h" #include "ifxmips_atm_core.h"
@@ -1146,7 +1145,7 @@ @@ -1146,7 +1145,7 @@ static INLINE void mailbox_signal(unsign
static void set_qsb(struct atm_vcc *vcc, struct atm_qos *qos, unsigned int queue) static void set_qsb(struct atm_vcc *vcc, struct atm_qos *qos, unsigned int queue)
{ {
@ -23,7 +21,7 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c
unsigned int qsb_qid = queue + FIRST_QSB_QID; unsigned int qsb_qid = queue + FIRST_QSB_QID;
union qsb_queue_parameter_table qsb_queue_parameter_table = {{0}}; union qsb_queue_parameter_table qsb_queue_parameter_table = {{0}};
union qsb_queue_vbr_parameter_table qsb_queue_vbr_parameter_table = {{0}}; union qsb_queue_vbr_parameter_table qsb_queue_vbr_parameter_table = {{0}};
@@ -1318,7 +1317,7 @@ @@ -1318,7 +1317,7 @@ static void set_qsb(struct atm_vcc *vcc,
static void qsb_global_set(void) static void qsb_global_set(void)
{ {
@ -32,15 +30,13 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c
int i; int i;
unsigned int tmp1, tmp2, tmp3; unsigned int tmp1, tmp2, tmp3;
@@ -2505,3 +2504,4 @@ @@ -2505,3 +2504,4 @@ static void __exit ifx_atm_exit(void)
module_init(ifx_atm_init); module_init(ifx_atm_init);
module_exit(ifx_atm_exit); module_exit(ifx_atm_exit);
+MODULE_LICENSE("Dual BSD/GPL"); +MODULE_LICENSE("Dual BSD/GPL");
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_common.h --- a/src/mei/ifxmips_atm_ppe_common.h
=================================================================== +++ b/src/mei/ifxmips_atm_ppe_common.h
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_ppe_common.h 2009-11-01 14:30:55.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_common.h 2009-11-01 15:58:50.000000000 +0100
@@ -1,9 +1,10 @@ @@ -1,9 +1,10 @@
#ifndef IFXMIPS_ATM_PPE_COMMON_H #ifndef IFXMIPS_ATM_PPE_COMMON_H
#define IFXMIPS_ATM_PPE_COMMON_H #define IFXMIPS_ATM_PPE_COMMON_H
@ -63,10 +59,8 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_common.h
/* /*
* Code/Data Memory (CDM) Interface Configuration Register * Code/Data Memory (CDM) Interface Configuration Register
*/ */
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.h --- a/src/mei/ifxmips_atm_core.h
=================================================================== +++ b/src/mei/ifxmips_atm_core.h
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_core.h 2009-11-01 14:30:55.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.h 2009-11-01 15:58:50.000000000 +0100
@@ -25,8 +25,8 @@ @@ -25,8 +25,8 @@
#define IFXMIPS_ATM_CORE_H #define IFXMIPS_ATM_CORE_H
@ -78,10 +72,8 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.h
#include "ifxmips_atm_ppe_common.h" #include "ifxmips_atm_ppe_common.h"
#include "ifxmips_atm_fw_regs_common.h" #include "ifxmips_atm_fw_regs_common.h"
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_compat.h --- /dev/null
=================================================================== +++ b/src/mei/ifxmips_compat.h
--- /dev/null 1970-01-01 00:00:00.000000000 +0000
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_compat.h 2009-11-01 15:58:50.000000000 +0100
@@ -0,0 +1,43 @@ @@ -0,0 +1,43 @@
+#ifndef _IFXMIPS_COMPAT_H__ +#ifndef _IFXMIPS_COMPAT_H__
+#define _IFXMIPS_COMPAT_H__ +#define _IFXMIPS_COMPAT_H__
@ -126,10 +118,8 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_compat.h
+#define CONFIG_IFXMIPS_DSL_CPE_MEI y +#define CONFIG_IFXMIPS_DSL_CPE_MEI y
+ +
+#endif +#endif
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_danube.h --- a/src/mei/ifxmips_atm_ppe_danube.h
=================================================================== +++ b/src/mei/ifxmips_atm_ppe_danube.h
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_ppe_danube.h 2009-11-01 14:30:55.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_danube.h 2009-11-01 15:58:50.000000000 +0100
@@ -1,7 +1,7 @@ @@ -1,7 +1,7 @@
#ifndef IFXMIPS_ATM_PPE_DANUBE_H #ifndef IFXMIPS_ATM_PPE_DANUBE_H
#define IFXMIPS_ATM_PPE_DANUBE_H #define IFXMIPS_ATM_PPE_DANUBE_H
@ -148,10 +138,8 @@ Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_ppe_danube.h
Index: drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_danube.c --- a/src/mei/ifxmips_atm_danube.c
=================================================================== +++ b/src/mei/ifxmips_atm_danube.c
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_danube.c 2009-11-01 14:29:18.000000000 +0100
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_danube.c 2009-11-01 15:58:50.000000000 +0100
@@ -45,10 +45,9 @@ @@ -45,10 +45,9 @@
/* /*
* Chip Specific Head File * Chip Specific Head File

55
package/ifxmips-dsl-api/patches/400-debug-output.patch
View file

@ -1,6 +1,6 @@
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_mei.c 2010-03-14 02:59:49.000000000 +0100 --- a/src/mei/ifxmips_mei.c
+++ drv_dsl_cpe_api-3.24.4.4/src/mei//ifxmips_mei.c 2010-03-14 03:02:13.000000000 +0100 +++ b/src/mei/ifxmips_mei.c
@@ -78,8 +78,8 @@ @@ -79,8 +79,8 @@
#define ifxmips_w32(val, reg) __raw_writel(val, reg) #define ifxmips_w32(val, reg) __raw_writel(val, reg)
#define ifxmips_w32_mask(clear, set, reg) ifxmips_w32((ifxmips_r32(reg) & ~clear) | set, reg) #define ifxmips_w32_mask(clear, set, reg) ifxmips_w32((ifxmips_r32(reg) & ~clear) | set, reg)
*/ */
@ -11,7 +11,7 @@
#ifdef CONFIG_IFXMIPS_MEI_FW_LOOPBACK #ifdef CONFIG_IFXMIPS_MEI_FW_LOOPBACK
//#define DFE_MEM_TEST //#define DFE_MEM_TEST
@@ -1300,7 +1300,7 @@ IFX_MEI_RunAdslModem (DSL_DEV_Device_t * @@ -1301,7 +1301,7 @@ IFX_MEI_RunAdslModem (DSL_DEV_Device_t *
IFX_MEI_EMSG (">>> malloc fail for codeswap buff!!! <<<\n"); IFX_MEI_EMSG (">>> malloc fail for codeswap buff!!! <<<\n");
return DSL_DEV_MEI_ERR_FAILURE; return DSL_DEV_MEI_ERR_FAILURE;
} }
@ -20,7 +20,7 @@
} }
DSL_DEV_PRIVATE(pDev)->img_hdr = DSL_DEV_PRIVATE(pDev)->img_hdr =
@@ -1475,7 +1475,7 @@ IFX_MEI_DFEMemoryFree (DSL_DEV_Device_t @@ -1476,7 +1476,7 @@ IFX_MEI_DFEMemoryFree (DSL_DEV_Device_t
} }
if(mei_arc_swap_buff != NULL){ if(mei_arc_swap_buff != NULL){
@ -29,7 +29,7 @@
kfree(mei_arc_swap_buff); kfree(mei_arc_swap_buff);
mei_arc_swap_buff=NULL; mei_arc_swap_buff=NULL;
} }
@@ -1495,7 +1495,7 @@ IFX_MEI_DFEMemoryAlloc (DSL_DEV_Device_t @@ -1496,7 +1496,7 @@ IFX_MEI_DFEMemoryAlloc (DSL_DEV_Device_t
// DSL_DEV_PRIVATE(pDev)->adsl_mem_info; // DSL_DEV_PRIVATE(pDev)->adsl_mem_info;
int allocate_size = SDRAM_SEGMENT_SIZE; int allocate_size = SDRAM_SEGMENT_SIZE;
@ -38,7 +38,7 @@
// Alloc Swap Pages // Alloc Swap Pages
for (idx = 0; size > 0 && idx < MAX_BAR_REGISTERS; idx++) { for (idx = 0; size > 0 && idx < MAX_BAR_REGISTERS; idx++) {
// skip bar15 for XDATA usage. // skip bar15 for XDATA usage.
@@ -1595,7 +1595,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * p @@ -1596,7 +1596,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * p
ssize_t retval = -ENOMEM; ssize_t retval = -ENOMEM;
int idx = 0; int idx = 0;
@ -47,7 +47,7 @@
if (*loff == 0) { if (*loff == 0) {
if (size < sizeof (img_hdr_tmp)) { if (size < sizeof (img_hdr_tmp)) {
@@ -1647,7 +1647,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * p @@ -1648,7 +1648,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * p
goto error; goto error;
} }
adsl_mem_info[XDATA_REGISTER].type = FREE_RELOAD; adsl_mem_info[XDATA_REGISTER].type = FREE_RELOAD;
@ -56,7 +56,7 @@
IFX_MEI_BarUpdate (pDev, (DSL_DEV_PRIVATE(pDev)->nBar)); IFX_MEI_BarUpdate (pDev, (DSL_DEV_PRIVATE(pDev)->nBar));
} }
else if (DSL_DEV_PRIVATE(pDev)-> image_size == 0) { else if (DSL_DEV_PRIVATE(pDev)-> image_size == 0) {
@@ -1926,7 +1926,7 @@ static void @@ -1927,7 +1927,7 @@ static void
WriteMbox (u32 * mboxarray, u32 size) WriteMbox (u32 * mboxarray, u32 size)
{ {
IFX_MEI_DebugWrite (&dsl_devices[0], IMBOX_BASE, mboxarray, size); IFX_MEI_DebugWrite (&dsl_devices[0], IMBOX_BASE, mboxarray, size);
@ -65,7 +65,7 @@
IFX_MEI_LongWordWriteOffset (&dsl_devices[0], (u32) ME_ME2ARC_INT, MEI_TO_ARC_MSGAV); IFX_MEI_LongWordWriteOffset (&dsl_devices[0], (u32) ME_ME2ARC_INT, MEI_TO_ARC_MSGAV);
} }
@@ -1935,7 +1935,7 @@ static void @@ -1936,7 +1936,7 @@ static void
ReadMbox (u32 * mboxarray, u32 size) ReadMbox (u32 * mboxarray, u32 size)
{ {
IFX_MEI_DebugRead (&dsl_devices[0], OMBOX_BASE, mboxarray, size); IFX_MEI_DebugRead (&dsl_devices[0], OMBOX_BASE, mboxarray, size);
@ -74,7 +74,7 @@
} }
static void static void
@@ -1965,7 +1965,7 @@ arc_code_page_download (uint32_t arc_cod @@ -1966,7 +1966,7 @@ arc_code_page_download (uint32_t arc_cod
{ {
int count; int count;
@ -83,7 +83,7 @@
IFX_MEI_ControlModeSet (&dsl_devices[0], MEI_MASTER_MODE); IFX_MEI_ControlModeSet (&dsl_devices[0], MEI_MASTER_MODE);
IFX_MEI_HaltArc (&dsl_devices[0]); IFX_MEI_HaltArc (&dsl_devices[0]);
IFX_MEI_LongWordWriteOffset (&dsl_devices[0], (u32) ME_DX_AD, 0); IFX_MEI_LongWordWriteOffset (&dsl_devices[0], (u32) ME_DX_AD, 0);
@@ -2004,21 +2004,21 @@ dfe_loopback_irq_handler (DSL_DEV_Device @@ -2005,21 +2005,21 @@ dfe_loopback_irq_handler (DSL_DEV_Device
memset (&rd_mbox[0], 0, 10 * 4); memset (&rd_mbox[0], 0, 10 * 4);
ReadMbox (&rd_mbox[0], 6); ReadMbox (&rd_mbox[0], 6);
if (rd_mbox[0] == 0x0) { if (rd_mbox[0] == 0x0) {
@ -110,7 +110,7 @@
} }
} }
} }
@@ -2036,21 +2036,21 @@ wait_mem_test_result (void) @@ -2037,21 +2037,21 @@ wait_mem_test_result (void)
uint32_t mbox[5]; uint32_t mbox[5];
mbox[0] = 0; mbox[0] = 0;
@ -137,7 +137,7 @@
} }
} }
@@ -2066,7 +2066,7 @@ arc_ping_testing (DSL_DEV_Device_t *pDev @@ -2067,7 +2067,7 @@ arc_ping_testing (DSL_DEV_Device_t *pDev
rd_mbox[i] = 0; rd_mbox[i] = 0;
} }
@ -146,7 +146,7 @@
wr_mbox[0] = MEI_PING; wr_mbox[0] = MEI_PING;
WriteMbox (&wr_mbox[0], 10); WriteMbox (&wr_mbox[0], 10);
@@ -2074,7 +2074,7 @@ arc_ping_testing (DSL_DEV_Device_t *pDev @@ -2075,7 +2075,7 @@ arc_ping_testing (DSL_DEV_Device_t *pDev
MEI_WAIT (100); MEI_WAIT (100);
} }
@ -155,7 +155,7 @@
got_int = 0; got_int = 0;
wr_mbox[0] = 0x4; wr_mbox[0] = 0x4;
@@ -2093,14 +2093,14 @@ arc_ping_testing (DSL_DEV_Device_t *pDev @@ -2094,14 +2094,14 @@ arc_ping_testing (DSL_DEV_Device_t *pDev
IFX_MEI_LongWordWriteOffset (&dsl_devices[0], IFX_MEI_LongWordWriteOffset (&dsl_devices[0],
(u32) ME_ME2ARC_INT, (u32) ME_ME2ARC_INT,
MEI_TO_ARC_MSGAV); MEI_TO_ARC_MSGAV);
@ -173,7 +173,7 @@
got_int = 0; got_int = 0;
//schedule(); //schedule();
DSL_ENABLE_IRQ (pDev->nIrq[IFX_DFEIR]); DSL_ENABLE_IRQ (pDev->nIrq[IFX_DFEIR]);
@@ -2151,7 +2151,7 @@ DFE_Loopback_Test (void) @@ -2152,7 +2152,7 @@ DFE_Loopback_Test (void)
DSL_DEV_PRIVATE(pDev)->adsl_mem_info[idx].type = FREE_RELOAD; DSL_DEV_PRIVATE(pDev)->adsl_mem_info[idx].type = FREE_RELOAD;
IFX_MEI_WRITE_REGISTER_L ((((uint32_t) DSL_DEV_PRIVATE(pDev)->adsl_mem_info[idx].address) & 0x0fffffff), IFX_MEI_WRITE_REGISTER_L ((((uint32_t) DSL_DEV_PRIVATE(pDev)->adsl_mem_info[idx].address) & 0x0fffffff),
IFXMIPS_MEI_BASE_ADDR + ME_XMEM_BAR_BASE + idx * 4); IFXMIPS_MEI_BASE_ADDR + ME_XMEM_BAR_BASE + idx * 4);
@ -182,7 +182,7 @@
IFXMIPS_MEI_BASE_ADDR + ME_XMEM_BAR_BASE + IFXMIPS_MEI_BASE_ADDR + ME_XMEM_BAR_BASE +
idx * 4, (((uint32_t) idx * 4, (((uint32_t)
((ifx_mei_device_private_t *) ((ifx_mei_device_private_t *)
@@ -2168,20 +2168,20 @@ DFE_Loopback_Test (void) @@ -2169,20 +2169,20 @@ DFE_Loopback_Test (void)
return DSL_DEV_MEI_ERR_FAILURE; return DSL_DEV_MEI_ERR_FAILURE;
} }
//WriteARCreg(AUX_IC_CTRL,2); //WriteARCreg(AUX_IC_CTRL,2);
@ -207,7 +207,7 @@
memcpy ((u8 *) (DSL_DEV_PRIVATE(pDev)-> memcpy ((u8 *) (DSL_DEV_PRIVATE(pDev)->
adsl_mem_info[0].address + 0x1004), adsl_mem_info[0].address + 0x1004),
&arc_ahb_access_code[0], sizeof (arc_ahb_access_code)); &arc_ahb_access_code[0], sizeof (arc_ahb_access_code));
@@ -2189,13 +2189,13 @@ DFE_Loopback_Test (void) @@ -2190,13 +2190,13 @@ DFE_Loopback_Test (void)
#endif //DFE_PING_TEST #endif //DFE_PING_TEST
@ -223,7 +223,7 @@
#endif //DFE_MEM_TEST #endif //DFE_MEM_TEST
#ifdef DFE_ATM_LOOPBACK #ifdef DFE_ATM_LOOPBACK
arc_debug_data = 0xf; arc_debug_data = 0xf;
@@ -2214,7 +2214,7 @@ DFE_Loopback_Test (void) @@ -2215,7 +2215,7 @@ DFE_Loopback_Test (void)
IFX_MEI_DebugWrite (&dsl_devices[0], 0x32010, &arc_debug_data, 1); IFX_MEI_DebugWrite (&dsl_devices[0], 0x32010, &arc_debug_data, 1);
#endif //DFE_ATM_LOOPBACK #endif //DFE_ATM_LOOPBACK
IFX_MEI_IRQEnable (pDev); IFX_MEI_IRQEnable (pDev);
@ -232,7 +232,7 @@
IFX_MEI_RunArc (&dsl_devices[0]); IFX_MEI_RunArc (&dsl_devices[0]);
#ifdef DFE_PING_TEST #ifdef DFE_PING_TEST
@@ -2525,7 +2525,7 @@ IFX_MEI_Ioctls (DSL_DEV_Device_t * pDev, @@ -2526,7 +2526,7 @@ IFX_MEI_Ioctls (DSL_DEV_Device_t * pDev,
break; break;
case DSL_FIO_BSP_DSL_START: case DSL_FIO_BSP_DSL_START:
@ -241,7 +241,7 @@
if ((meierr = IFX_MEI_RunAdslModem (pDev)) != DSL_DEV_MEI_ERR_SUCCESS) { if ((meierr = IFX_MEI_RunAdslModem (pDev)) != DSL_DEV_MEI_ERR_SUCCESS) {
IFX_MEI_EMSG ("IFX_MEI_RunAdslModem() error..."); IFX_MEI_EMSG ("IFX_MEI_RunAdslModem() error...");
meierr = DSL_DEV_MEI_ERR_FAILURE; meierr = DSL_DEV_MEI_ERR_FAILURE;
@@ -2926,11 +2926,11 @@ IFX_MEI_ModuleInit (void) @@ -2927,11 +2927,11 @@ IFX_MEI_ModuleInit (void)
int i = 0; int i = 0;
static struct class *dsl_class; static struct class *dsl_class;
@ -255,7 +255,7 @@
return -EIO; return -EIO;
} }
IFX_MEI_InitDevNode (i); IFX_MEI_InitDevNode (i);
@@ -2942,7 +2942,7 @@ IFX_MEI_ModuleInit (void) @@ -2943,7 +2943,7 @@ IFX_MEI_ModuleInit (void)
dsl_bsp_event_callback[i].function = NULL; dsl_bsp_event_callback[i].function = NULL;
#ifdef CONFIG_IFXMIPS_MEI_FW_LOOPBACK #ifdef CONFIG_IFXMIPS_MEI_FW_LOOPBACK
@ -264,9 +264,9 @@
DFE_Loopback_Test (); DFE_Loopback_Test ();
#endif #endif
dsl_class = class_create(THIS_MODULE, "ifx_mei"); dsl_class = class_create(THIS_MODULE, "ifx_mei");
--- drv_dsl_cpe_api-3.24.4.4.orig/src/mei/ifxmips_atm_core.c 2010-03-13 16:42:49.000000000 +0100 --- a/src/mei/ifxmips_atm_core.c
+++ drv_dsl_cpe_api-3.24.4.4/src/mei/ifxmips_atm_core.c 2010-03-14 03:39:05.000000000 +0100 +++ b/src/mei/ifxmips_atm_core.c
@@ -2336,7 +2335,7 @@ static int atm_showtime_enter(struct por @@ -2335,7 +2335,7 @@ static int atm_showtime_enter(struct por
IFX_REG_W32(0x0F, UTP_CFG); IFX_REG_W32(0x0F, UTP_CFG);
#endif #endif
@ -275,7 +275,7 @@
return IFX_SUCCESS; return IFX_SUCCESS;
} }
@@ -2352,7 +2351,7 @@ static int atm_showtime_exit(void) @@ -2351,7 +2351,7 @@ static int atm_showtime_exit(void)
// TODO: ReTX clean state // TODO: ReTX clean state
g_xdata_addr = NULL; g_xdata_addr = NULL;
@ -284,4 +284,3 @@
return IFX_SUCCESS; return IFX_SUCCESS;
} }