2014-08-11 11:36:53 +00:00
|
|
|
/ {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "brcm,bcm6348";
|
|
|
|
|
2014-08-11 11:37:01 +00:00
|
|
|
aliases {
|
|
|
|
pflash = &pflash;
|
2015-02-27 17:39:49 +00:00
|
|
|
gpio0 = &gpio0;
|
|
|
|
gpio1 = &gpio1;
|
2014-08-11 11:37:01 +00:00
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
cpus {
|
2014-12-01 00:51:53 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
cpu@0 {
|
|
|
|
compatible = "brcm,bmips3300", "mips,mips4Kc";
|
2014-12-01 00:51:53 +00:00
|
|
|
device_type = "cpu";
|
|
|
|
reg = <0>;
|
2014-08-11 11:36:53 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-12-01 00:52:07 +00:00
|
|
|
cpu_intc: interrupt-controller {
|
|
|
|
#address-cells = <0>;
|
|
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
memory { device_type = "memory"; reg = <0 0>; };
|
|
|
|
|
2014-08-11 11:37:01 +00:00
|
|
|
pflash: nor@1fc00000 {
|
|
|
|
compatible = "cfi-flash";
|
|
|
|
reg = <0x1fc00000 0x400000>;
|
2014-08-21 11:27:56 +00:00
|
|
|
bank-width = <2>;
|
2014-08-11 11:37:01 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2014-08-11 11:36:53 +00:00
|
|
|
ubus@fff00000 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2014-12-01 00:51:56 +00:00
|
|
|
ranges;
|
2014-08-11 11:36:53 +00:00
|
|
|
compatible = "simple-bus";
|
2014-12-01 00:52:07 +00:00
|
|
|
|
|
|
|
periph_intc: interrupt-controller@fffe000c {
|
2016-06-15 10:37:33 +00:00
|
|
|
compatible = "brcm,bcm6345-l1-intc";
|
2014-12-01 00:52:07 +00:00
|
|
|
reg = <0xfffe000c 0x8>;
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <1>;
|
|
|
|
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
|
|
interrupts = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ext_intc: interrupt-controller@fffe0014 {
|
2015-04-27 11:06:05 +00:00
|
|
|
compatible = "brcm,bcm6345-ext-intc";
|
2014-12-01 00:52:07 +00:00
|
|
|
reg = <0xfffe0014 0x4>;
|
|
|
|
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
|
|
interrupts = <3>, <4>, <5>, <6>;
|
2014-12-08 16:11:52 +00:00
|
|
|
|
|
|
|
brcm,field-width = <5>;
|
2014-12-01 00:52:07 +00:00
|
|
|
};
|
2015-02-27 17:39:49 +00:00
|
|
|
|
|
|
|
gpio1: gpio-controller@fffe0400 {
|
|
|
|
compatible = "brcm,bcm6345-gpio";
|
|
|
|
reg = <0xfffe0400 4>, <0xfffe0408 4>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
|
|
|
|
ngpios = <5>;
|
2016-12-18 12:54:17 +00:00
|
|
|
|
|
|
|
interrupt-parent = <&ext_intc>;
|
|
|
|
interrupts = <0 0>, <1 0>, <2 0>, <3 0>;
|
|
|
|
interrupt-names = "gpio0", "gpio1", "gpio2", "gpio3";
|
2015-02-27 17:39:49 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio0: gpio-controller@fffe0404 {
|
|
|
|
compatible = "brcm,bcm6345-gpio";
|
|
|
|
reg = <0xfffe0404 4>, <0xfffe040c 4>;
|
|
|
|
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
};
|
2014-08-11 11:36:53 +00:00
|
|
|
};
|
|
|
|
};
|