66 lines
1.8 KiB
Diff
66 lines
1.8 KiB
Diff
|
From f95f8ebd8d55ccc27e1615b251450915a1c14315 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Abhimanyu Saini <abhimanyu.saini@nxp.com>
|
||
|
|
Date: Tue, 12 Jul 2016 14:17:17 +0530
|
||
|
|
Subject: [PATCH 74/93] board: freescale: ls1012a: Intergrate and enable PPA
|
||
|
|
on LS1012AFRDM
|
||
|
|
|
||
|
|
Signed-off-by: Abhimanyu Saini <abhimanyu.saini@nxp.com>
|
||
|
|
---
|
||
|
|
board/freescale/ls1012afrdm/ls1012afrdm.c | 9 +++++++++
|
||
|
|
include/configs/ls1012afrdm.h | 12 ++++++++++++
|
||
|
|
2 files changed, 21 insertions(+)
|
||
|
|
|
||
|
|
diff --git a/board/freescale/ls1012afrdm/ls1012afrdm.c b/board/freescale/ls1012afrdm/ls1012afrdm.c
|
||
|
|
index 4b7902a..04f8f9a 100644
|
||
|
|
--- a/board/freescale/ls1012afrdm/ls1012afrdm.c
|
||
|
|
+++ b/board/freescale/ls1012afrdm/ls1012afrdm.c
|
||
|
|
@@ -143,6 +143,9 @@ int board_early_init_f(void)
|
||
|
|
int board_init(void)
|
||
|
|
{
|
||
|
|
struct ccsr_cci400 *cci = (struct ccsr_cci400 *)CONFIG_SYS_CCI400_ADDR;
|
||
|
|
+#ifdef CONFIG_FSL_LS_PPA
|
||
|
|
+ u64 ppa_entry;
|
||
|
|
+#endif
|
||
|
|
/*
|
||
|
|
* Set CCI-400 control override register to enable barrier
|
||
|
|
* transaction
|
||
|
|
@@ -157,6 +160,12 @@ int board_init(void)
|
||
|
|
enable_layerscape_ns_access();
|
||
|
|
#endif
|
||
|
|
|
||
|
|
+#ifdef CONFIG_FSL_LS_PPA
|
||
|
|
+ ppa_init_pre(&ppa_entry);
|
||
|
|
+
|
||
|
|
+ if (ppa_entry)
|
||
|
|
+ ppa_init_entry((void *)ppa_entry);
|
||
|
|
+#endif
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
diff --git a/include/configs/ls1012afrdm.h b/include/configs/ls1012afrdm.h
|
||
|
|
index 622c774..26e3640 100644
|
||
|
|
--- a/include/configs/ls1012afrdm.h
|
||
|
|
+++ b/include/configs/ls1012afrdm.h
|
||
|
|
@@ -9,6 +9,18 @@
|
||
|
|
|
||
|
|
#include "ls1012a_common.h"
|
||
|
|
|
||
|
|
+#ifndef CONFIG_SECURE_BOOT
|
||
|
|
+#define CONFIG_FSL_LS_PPA
|
||
|
|
+#if defined(CONFIG_FSL_LS_PPA)
|
||
|
|
+#define CONFIG_SYS_LS_PPA_DRAM_BLOCK_MIN_SIZE (1UL * 1024 * 1024)
|
||
|
|
+
|
||
|
|
+#define CONFIG_SYS_LS_PPA_FW_IN_XIP
|
||
|
|
+#ifdef CONFIG_SYS_LS_PPA_FW_IN_XIP
|
||
|
|
+#define CONFIG_SYS_LS_PPA_FW_ADDR 0x40500000
|
||
|
|
+#endif
|
||
|
|
+#endif
|
||
|
|
+#endif
|
||
|
|
+
|
||
|
|
#define CONFIG_DIMM_SLOTS_PER_CTLR 1
|
||
|
|
#define CONFIG_CHIP_SELECTS_PER_CTRL 1
|
||
|
|
#define CONFIG_NR_DRAM_BANKS 2
|
||
|
|
--
|
||
|
|
1.7.9.5
|
||
|
|
|