36 lines
1,015 B
Diff
36 lines
1,015 B
Diff
|
From d03f23df6ff47898d76f06b3aa5dadcfa1ec8f4f Mon Sep 17 00:00:00 2001
|
||
|
|
From: Jonas Gorski <jonas.gorski@gmail.com>
|
||
|
|
Date: Sun, 19 Feb 2017 23:40:22 +0100
|
||
|
|
Subject: [PATCH 1/3] spi/bcm63xx-hsspi: allow providing clock rate through a
|
||
|
|
second clock
|
||
|
|
|
||
|
|
Instead of requiring the hsspi clock to have a rate, allow using a second
|
||
|
|
clock for providing the Hz rate, which is probably more correct anyway.
|
||
|
|
|
||
|
|
Signed-off-by: Jonas Gorski <jonas.gorski@gmail.com>
|
||
|
|
---
|
||
|
|
drivers/spi/spi-bcm63xx-hsspi.c | 12 ++++++++++--
|
||
|
|
1 file changed, 10 insertions(+), 2 deletions(-)
|
||
|
|
|
||
|
|
--- a/drivers/spi/spi-bcm63xx-hsspi.c
|
||
|
|
+++ b/drivers/spi/spi-bcm63xx-hsspi.c
|
||
|
|
@@ -351,8 +351,16 @@ static int bcm63xx_hsspi_probe(struct pl
|
||
|
|
return PTR_ERR(clk);
|
||
|
|
|
||
|
|
rate = clk_get_rate(clk);
|
||
|
|
- if (!rate)
|
||
|
|
- return -EINVAL;
|
||
|
|
+ if (!rate) {
|
||
|
|
+ struct clk *pll_clk = devm_clk_get(dev, "pll");
|
||
|
|
+
|
||
|
|
+ if (IS_ERR(pll_clk))
|
||
|
|
+ return PTR_ERR(pll_clk);
|
||
|
|
+
|
||
|
|
+ rate = clk_get_rate(pll_clk);
|
||
|
|
+ if (!rate)
|
||
|
|
+ return -EINVAL;
|
||
|
|
+ }
|
||
|
|
|
||
|
|
ret = clk_prepare_enable(clk);
|
||
|
|
if (ret)
|