2014-06-29 12:50:12 +00:00
|
|
|
#!/bin/sh
|
|
|
|
#
|
2016-10-13 10:52:20 +00:00
|
|
|
# Copyright (C) 2014-2016 OpenWrt.org
|
|
|
|
# Copyright (C) 2016 LEDE-Project.org
|
2014-06-29 12:50:12 +00:00
|
|
|
#
|
|
|
|
|
2015-12-11 15:26:06 +00:00
|
|
|
. /lib/functions/uci-defaults.sh
|
2015-11-20 23:59:31 +00:00
|
|
|
|
2015-11-30 10:43:31 +00:00
|
|
|
board_config_update
|
|
|
|
|
2017-05-12 20:36:07 +00:00
|
|
|
board=$(board_name)
|
2014-06-29 12:50:12 +00:00
|
|
|
|
|
|
|
case "$board" in
|
2017-07-12 02:21:09 +00:00
|
|
|
armada-385-db-ap)
|
|
|
|
ucidef_set_interfaces_lan_wan "eth0 eth1" "eth2"
|
|
|
|
;;
|
2016-05-21 22:34:03 +00:00
|
|
|
armada-385-linksys-caiman|\
|
|
|
|
armada-385-linksys-cobra|\
|
2016-10-13 10:52:20 +00:00
|
|
|
armada-385-linksys-rango|\
|
2016-10-28 18:22:22 +00:00
|
|
|
armada-385-linksys-shelby|\
|
2015-04-12 17:29:50 +00:00
|
|
|
armada-xp-linksys-mamba)
|
2017-02-07 07:55:46 +00:00
|
|
|
ucidef_set_interfaces_lan_wan "eth0.1" "eth1.2"
|
2015-12-03 17:30:24 +00:00
|
|
|
ucidef_add_switch "switch0" \
|
2015-11-30 10:43:31 +00:00
|
|
|
"0:lan:4" "1:lan:3" "2:lan:2" "3:lan:1" "5@eth0" "4:wan" "6@eth1"
|
2014-06-29 12:50:12 +00:00
|
|
|
;;
|
2017-06-02 16:31:06 +00:00
|
|
|
armada-385-turris-omnia)
|
|
|
|
ucidef_set_interface_lan "lan0 lan1 lan2 lan3 lan4"
|
|
|
|
ucidef_set_interface_wan "eth2"
|
|
|
|
;;
|
2017-04-24 14:52:31 +00:00
|
|
|
armada-388-clearfog-*)
|
|
|
|
# eth0 is standalone ethernet
|
|
|
|
# eth1 is switch (-pro) or standalone ethernet (-base)
|
|
|
|
# eth2 is SFP
|
2017-05-22 17:07:13 +00:00
|
|
|
ucidef_set_interfaces_lan_wan "eth1" "eth0 eth2"
|
2017-04-24 14:52:31 +00:00
|
|
|
|
|
|
|
# if switch exists (clearfog-pro)
|
|
|
|
# switch port 5 is connected to eth1
|
2016-09-26 11:25:44 +00:00
|
|
|
swconfig list 2>&1 | grep -q switch0 && \
|
|
|
|
ucidef_add_switch "switch0" \
|
2017-04-24 14:52:31 +00:00
|
|
|
"0:lan:5" "1:lan:4" "2:lan:3" "3:lan:2" "4:lan:1" "5u@eth1" "6:lan:6"
|
2017-04-06 18:13:31 +00:00
|
|
|
;;
|
2017-07-12 02:21:09 +00:00
|
|
|
armada-xp-gp)
|
|
|
|
ucidef_set_interface_lan "eth0 eth1 eth2 eth3"
|
|
|
|
;;
|
mvebu: new subtarget cortex A53
This commit introduces new subtarget for Marvell EBU Armada Cortex A53
processor based devices.
The first device is Globalscale ESPRESSObin. Some hardware specs:
SoC: Marvell Armada 3700LP (88F3720) dual core ARM Cortex A53
processor up to 1.2GHz
RAM: 512MB, 1GB or 2GB DDR3
Storage: SATA interface
µSD card slot with footprint for an optional 4GB EMMC
4MB SPI NOR flash for bootloader
Ethernet: Topaz Networking Switch (88E6341) with 3x GbE ports
Connectors: USB 3.0
USB 2.0
µUSB port connected to PL2303SA (USB to serial bridge
controller) for UART access
Expansion: 2x 46-pin GPIO headers for accessories and shields with
I2C, GPIOs, PWM, UART, SPI, MMC, etc
MiniPCIe slot
Misc: Reset button, JTAG interface
Currently booting only from µSD card is supported.
The boards depending on date of dispatch can come with various U-Boot
versions. For the newest version 2017.03-armada-17.10 no manual
intervention should be needed to boot OpenWrt image. For the older ones
it's necessary to modify default U-Boot environment:
1. Interrupt boot process to run U-Boot command line,
2. Run following commands:
(for version 2017.03-armada-17.06 and 2017.03-armada-17.08)
setenv bootcmd "load mmc 0:1 0x4d00000 boot.scr; source 0x4d00000"
saveenv
(for version 2015.01-armada-17.02 and 2015.01-armada-17.04)
setenv bootargs "console=ttyMV0,115200 root=/dev/mmcblk0p2 rw rootwait"
setenv bootcmd "ext4load mmc 0:1 ${fdt_addr} armada-3720-espressobin.dtb; ext4load mmc 0:1 ${kernel_addr} Image; booti ${kernel_addr} - ${fdt_addr}"
saveenv
3. Poweroff, insert SD card with OpenWrt image, boot and enjoy.
Signed-off-by: Tomasz Maciej Nowak <tomek_n@o2.pl>
2018-03-07 21:10:02 +00:00
|
|
|
globalscale,espressobin)
|
|
|
|
ucidef_set_interfaces_lan_wan "lan0 lan1" "wan"
|
|
|
|
;;
|
2014-06-29 12:50:12 +00:00
|
|
|
*)
|
|
|
|
ucidef_set_interface_lan "eth0"
|
|
|
|
;;
|
|
|
|
esac
|
|
|
|
|
2015-11-30 10:43:31 +00:00
|
|
|
board_config_flush
|
2014-06-29 12:50:12 +00:00
|
|
|
|
|
|
|
exit 0
|